1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
/*
* sound/soc/sprd/dai/i2s/i2s.h
*
* SPRD SoC CPU-DAI -- SpreadTrum SOC DAI i2s.
*
* Copyright (C) 2012 SpreadTrum Ltd.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __I2S_H
#define __I2S_H
#include <soc/sprd/sprd-audio.h>
#include <linux/string.h>
#include <linux/io.h>
#include <sound/info.h>
#include <sound/core.h>
#include <sound/soc.h>
#define I2S_VERSION "i2s.r0p0"
#define I2S_MAGIC_ID (0x124)
/* bus_type */
#define I2S_BUS 0
#define PCM_BUS 1
/* byte_per_chan */
#define I2S_BPCH_8 0
#define I2S_BPCH_16 1
#define I2S_BPCH_32 2
/* mode */
#define I2S_MASTER 0
#define I2S_SLAVE 1
/* lsb */
#define I2S_MSB 0
#define I2S_LSB 1
/* rtx_mode */
#define I2S_RTX_DIS 0
#define I2S_RX_MODE 1
#define I2S_TX_MODE 2
#define I2S_RTX_MODE 3
/* sync_mode */
#define I2S_LRCK 0
#define I2S_SYNC 1
/* lrck_inv */
#define I2S_L_LEFT 0
#define I2S_L_RIGTH 1
/* clk_inv */
#define I2S_CLK_N 0
#define I2S_CLK_R 1
/* i2s_bus_mode */
#define I2S_MSBJUSTFIED 0
#define I2S_COMPATIBLE 1
/* pcm_bus_mode */
#define I2S_LONG_FRAME 0
#define I2S_SHORT_FRAME 1
struct i2s_config {
u32 hw_port;
u32 fs;
u32 slave_timeout;
u32 bus_type:1;
u32 byte_per_chan:2;
u32 mode:1;
u32 lsb:1;
u32 rtx_mode:2;
u32 sync_mode:1;
u32 lrck_inv:1;
u32 clk_inv:2;
u32 i2s_bus_mode:1;
u32 pcm_bus_mode:1;
u32 pcm_slot:3;
u16 pcm_cycle;
u16 tx_watermark;
u16 rx_watermark;
};
/* -------------------------- */
#define I2S_FIFO_DEPTH 32
/**********i2s-debug*********/
#define SAMPLATE_MIN 8000
#define SAMPLATE_MAX 96000
#define FUN_REG(f) ((unsigned short)(-((f) + 1)))
enum {
FS = 0,
HW_PROT,
SLAVE_TIMEOUT,
BUS_TYPE,
BYTE_PER_CHAN,
MODE,
LSB,
TRX_MODE,
LRCK_INV,
SYNC_MODE,
CLK_INV,
I2S_BUS_MODE,
PCM_BUS_MODE,
PCM_SLOT,
PCM_CYCLE,
TX_WATERMARK,
RX_WATERMARK,
I2S_CONFIG_MAX
};
void i2s_debug_write(struct snd_info_entry *entry,
struct snd_info_buffer *buffer);
void i2s_debug_read(struct snd_info_entry *entry,
struct snd_info_buffer *buffer);
void i2s_register_proc_read(struct snd_info_entry *entry,
struct snd_info_buffer *buffer);
int i2s_config_get(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol);
int i2s_config_set(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol);
#endif /* __I2S_H */
|
