1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
|
/* the head file modifier: g 2015-03-19 15:49:17*/
/*
* Copyright (C) 2013 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/
//#ifndef __SCI_GLB_REGS_H__
//#error "Don't include this file directly, Pls include sci_glb_regs.h"
//#endif
#ifndef __H_REGS_PMU_APB_RF_HEADFILE_H__
#define __H_REGS_PMU_APB_RF_HEADFILE_H__ __FILE__
#define REGS_PMU_APB_RF
/* registers definitions for MM_AHB_RF */
#define REG_PMU_APB_PD_CA53_TOP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0000)/*PD_CA53_TOP_CFG*/
#define REG_PMU_APB_PD_CA53_LIT_C0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0004)/*PD_CA53_LIT_C0_CFG*/
#define REG_PMU_APB_PD_CA53_LIT_C1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0008)/*PD_CA53_LIT_C1_CFG*/
#define REG_PMU_APB_PD_CA53_LIT_C2_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x000C)/*PD_CA53_LIT_C2_CFG*/
#define REG_PMU_APB_PD_CA53_LIT_C3_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0010)/*PD_CA53_LIT_C3_CFG*/
#define REG_PMU_APB_PD_CA53_LIT_MP4_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0014)/*PD_CA53_LIT_MP4_CFG*/
#define REG_PMU_APB_PD_APCPU_TOP_CFG REG_PMU_APB_PD_CA53_TOP_CFG
#define REG_PMU_APB_PD_APCPU_LIT_C0_CFG REG_PMU_APB_PD_CA53_LIT_C0_CFG
#define REG_PMU_APB_PD_APCPU_LIT_C1_CFG REG_PMU_APB_PD_CA53_LIT_C1_CFG
#define REG_PMU_APB_PD_APCPU_LIT_C2_CFG REG_PMU_APB_PD_CA53_LIT_C2_CFG
#define REG_PMU_APB_PD_APCPU_LIT_C3_CFG REG_PMU_APB_PD_CA53_LIT_C3_CFG
#define REG_PMU_APB_PD_APCPU_LIT_MP4_CFG REG_PMU_APB_PD_CA53_LIT_MP4_CFG
#define REG_PMU_APB_PD_AP_SYS_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0018)/*PD_AP_SYS_CFG*/
#define REG_PMU_APB_PD_MM_TOP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x001C)/*PD_MM_TOP_CFG*/
#define REG_PMU_APB_PD_GPU_TOP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0020)/*PD_GPU_TOP_CFG*/
#define REG_PMU_APB_PD_CP0_ARM9_0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0024)/*PD_CP0_ARM9_0_CFG*/
#define REG_PMU_APB_PD_CP0_ARM9_1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0028)/*PD_CP0_ARM9_1_CFG*/
#define REG_PMU_APB_PD_CP0_HU3GE_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x002C)/*PD_CP0_HU3GE_CFG*/
#define REG_PMU_APB_PD_CP0_GSM_0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0030)/*PD_CP0_GSM_0_CFG*/
#define REG_PMU_APB_PD_CP0_GSM_1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0034)/*PD_CP0_GSM_1_CFG*/
#define REG_PMU_APB_PD_CP0_TD_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0038)/*PD_CP0_TD_CFG*/
#define REG_PMU_APB_PD_CP0_CEVA_0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x003C)/*PD_CP0_CEVA_0_CFG*/
#define REG_PMU_APB_PD_CP0_CEVA_1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0040)/*PD_CP0_CEVA_1_CFG*/
#define REG_PMU_APB_PD_MM_CODEC_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0044)/*PD_MM_CODEC_CFG*/
#define REG_PMU_APB_PD_CP1_CA5_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0048)/*PD_CP1_CA5_CFG*/
#define REG_PMU_APB_PD_CP1_LTE_P1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x004C)/*PD_CP1_LTE_P1_CFG*/
#define REG_PMU_APB_PD_CP1_LTE_P2_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0050)/*PD_CP1_LTE_P2_CFG*/
#define REG_PMU_APB_PD_CP1_CEVA_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0054)/*PD_CP1_CEVA_CFG*/
#define REG_PMU_APB_PD_CP1_COMWRAP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0058)/*PD_CP1_COMWRAP_CFG*/
#define REG_PMU_APB_PD_PUB_SYS_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x005C)/*PD_PUB_SYS_CFG*/
#define REG_PMU_APB_AP_WAKEUP_POR_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0060)/*AP_WAKEUP_POR_CFG*/
#define REG_PMU_APB_PD_GPU_C0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0064)/*PD_GPU_C0_CFG*/
#define REG_PMU_APB_PD_GPU_C1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0068)/*PD_GPU_C1_CFG*/
#define REG_PMU_APB_XTL_WAIT_CNT SCI_ADDR(REGS_PMU_APB_BASE, 0x0070)/*XTL_WAIT_CNT*/
#define REG_PMU_APB_XTLBUF_WAIT_CNT SCI_ADDR(REGS_PMU_APB_BASE, 0x0074)/*XTLBUF_WAIT_CNT*/
#define REG_PMU_APB_PLL_WAIT_CNT1 SCI_ADDR(REGS_PMU_APB_BASE, 0x0078)/*PLL_WAIT_CNT1*/
#define REG_PMU_APB_PLL_WAIT_CNT2 SCI_ADDR(REGS_PMU_APB_BASE, 0x007C)/*PLL_WAIT_CNT2*/
#define REG_PMU_APB_XTL0_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0080)/*XTL0_REL_CFG*/
#define REG_PMU_APB_XTL1_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0084)/*XTL1_REL_CFG*/
#define REG_PMU_APB_PLL_PD_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0088)/*PLL_PD_CFG*/
#define REG_PMU_APB_XTLBUF0_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x008C)/*XTLBUF0_REL_CFG*/
#define REG_PMU_APB_XTLBUF1_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0090)/*XTLBUF1_REL_CFG*/
#define REG_PMU_APB_MPLL0_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0094)/*MPLL0_REL_CFG*/
#define REG_PMU_APB_DPLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0098)/*DPLL_REL_CFG*/
#define REG_PMU_APB_LTEPLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x009C)/*LTEPLL_REL_CFG*/
#define REG_PMU_APB_TWPLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x00A0)/*TWPLL_REL_CFG*/
#define REG_PMU_APB_LVDSDIS_PLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x00A4)/*LVDSDIS_PLL_REL_CFG*/
#define REG_PMU_APB_MPLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x00A8)/*MPLL_REL_CFG*/
#define REG_PMU_APB_GPLL_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x00AC)/*GPLL_REL_CFG*/
#define REG_PMU_APB_CP_SOFT_RST SCI_ADDR(REGS_PMU_APB_BASE, 0x00B0)/*CP_SOFT_RST*/
#define REG_PMU_APB_CP_SLP_STATUS_DBG0 SCI_ADDR(REGS_PMU_APB_BASE, 0x00B4)/*CP_SLP_STATUS_DBG0*/
#define REG_PMU_APB_PWR_STATUS0_DBG SCI_ADDR(REGS_PMU_APB_BASE, 0x00BC)/*PWR_STATUS0_DBG*/
#define REG_PMU_APB_PWR_STATUS1_DBG SCI_ADDR(REGS_PMU_APB_BASE, 0x00C0)/*PWR_STATUS1_DBG*/
#define REG_PMU_APB_PWR_STATUS2_DBG SCI_ADDR(REGS_PMU_APB_BASE, 0x00C4)/*PWR_STATUS2_DBG*/
#define REG_PMU_APB_PWR_STATUS3_DBG SCI_ADDR(REGS_PMU_APB_BASE, 0x00C8)/*PWR_STATUS3_DBG*/
#define REG_PMU_APB_SLEEP_CTRL SCI_ADDR(REGS_PMU_APB_BASE, 0x00CC)/*SLEEP_CTRL*/
#define REG_PMU_APB_DDR_SLEEP_CTRL SCI_ADDR(REGS_PMU_APB_BASE, 0x00D0)/*DDR_SLEEP_CTRL*/
#define REG_PMU_APB_SLEEP_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x00D4)/*SLEEP_STATUS*/
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL0 SCI_ADDR(REGS_PMU_APB_BASE, 0x00F8)/*DDR_CHN_SLEEP_CTRL0*/
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL1 SCI_ADDR(REGS_PMU_APB_BASE, 0x00FC)/*DDR_CHN_SLEEP_CTRL1*/
#define REG_PMU_APB_PD_CA53_BIG_C0_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0100)/*PD_CA53_BIG_C0_CFG*/
#define REG_PMU_APB_PD_CA53_BIG_C1_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0104)/*PD_CA53_BIG_C1_CFG*/
#define REG_PMU_APB_PD_CA53_BIG_C2_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0108)/*PD_CA53_BIG_C2_CFG*/
#define REG_PMU_APB_PD_CA53_BIG_C3_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x010C)/*PD_CA53_BIG_C3_CFG*/
#define REG_PMU_APB_PD_CA53_BIG_MP4_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0110)/*PD_CA53_BIG_MP4_CFG*/
#define REG_PMU_APB_PD_APCPU_BIG_C0_CFG REG_PMU_APB_PD_CA53_BIG_C0_CFG
#define REG_PMU_APB_PD_APCPU_BIG_C1_CFG REG_PMU_APB_PD_CA53_BIG_C1_CFG
#define REG_PMU_APB_PD_APCPU_BIG_C2_CFG REG_PMU_APB_PD_CA53_BIG_C2_CFG
#define REG_PMU_APB_PD_APCPU_BIG_C3_CFG REG_PMU_APB_PD_CA53_BIG_C3_CFG
#define REG_PMU_APB_PD_APCPU_BIG_MP4_CFG REG_PMU_APB_PD_CA53_BIG_MP4_CFG
#define REG_PMU_APB_DDR_OP_MODE_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x012C)/*DDR_OP_MODE_CFG*/
#define REG_PMU_APB_DDR_PHY_RET_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0130)/*DDR_PHY_RET_CFG*/
#define REG_PMU_APB_26M_SEL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0134)/*26M_SEL_CFG*/
#define REG_PMU_APB_R26M_SEL_CFG REG_PMU_APB_26M_SEL_CFG
#define REG_PMU_APB_BISR_DONE_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x0138)/*BISR_DONE_STATUS*/
#define REG_PMU_APB_BISR_BUSY_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x013C)/*BISR_BUSY_STATUS*/
#define REG_PMU_APB_BISR_BYP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0140)/*BISR_BYP_CFG*/
#define REG_PMU_APB_BISR_EN_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0144)/*BISR_EN_CFG*/
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0 SCI_ADDR(REGS_PMU_APB_BASE, 0x0148)/*CGM_AUTO_GATE_SEL_CFG0*/
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1 SCI_ADDR(REGS_PMU_APB_BASE, 0x014C)/*CGM_AUTO_GATE_SEL_CFG1*/
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2 SCI_ADDR(REGS_PMU_APB_BASE, 0x0150)/*CGM_AUTO_GATE_SEL_CFG2*/
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3 SCI_ADDR(REGS_PMU_APB_BASE, 0x0154)/*CGM_AUTO_GATE_SEL_CFG3*/
#define REG_PMU_APB_CGM_FORCE_EN_CFG0 SCI_ADDR(REGS_PMU_APB_BASE, 0x0158)/*CGM_FORCE_EN_CFG0*/
#define REG_PMU_APB_CGM_FORCE_EN_CFG1 SCI_ADDR(REGS_PMU_APB_BASE, 0x015C)/*CGM_FORCE_EN_CFG1*/
#define REG_PMU_APB_CGM_FORCE_EN_CFG2 SCI_ADDR(REGS_PMU_APB_BASE, 0x0160)/*CGM_FORCE_EN_CFG2*/
#define REG_PMU_APB_CGM_FORCE_EN_CFG3 SCI_ADDR(REGS_PMU_APB_BASE, 0x0164)/*CGM_FORCE_EN_CFG3*/
#define REG_PMU_APB_SLEEP_XTLON_CTRL SCI_ADDR(REGS_PMU_APB_BASE, 0x0168)/*SLEEP_XTLON_CTRL*/
#define REG_PMU_APB_MEM_SLP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x016C)/*MEM_SLP_CFG*/
#define REG_PMU_APB_MEM_SD_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0170)/*MEM_SD_CFG*/
#define REG_PMU_APB_APCPU_CORE_PU_LOCK SCI_ADDR(REGS_PMU_APB_BASE, 0x0174)/*APCPU_CORE_PU_LOCK*/
#define REG_PMU_APB_CA7_CORE_PU_LOCK REG_PMU_APB_APCPU_CORE_PU_LOCK
#define REG_PMU_APB_ARM7_HOLD_CGM_EN SCI_ADDR(REGS_PMU_APB_BASE, 0x0178)/*ARM7_HOLD_CGM_EN*/
#define REG_PMU_APB_PWR_CNT_WAIT_CFG0 SCI_ADDR(REGS_PMU_APB_BASE, 0x017C)/*PWR_CNT_WAIT_CFG0*/
#define REG_PMU_APB_PWR_CNT_WAIT_CFG1 SCI_ADDR(REGS_PMU_APB_BASE, 0x0180)/*PWR_CNT_WAIT_CFG1*/
#define REG_PMU_APB_RC0_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0184)/*RC0_REL_CFG*/
#define REG_PMU_APB_RC1_REL_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0188)/*RC1_REL_CFG*/
#define REG_PMU_APB_RC_CNT_WAIT_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x018C)/*RC_CNT_WAIT_CFG*/
#define REG_PMU_APB_MEM_AUTO_SLP_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0190)/*MEM_AUTO_SLP_CFG*/
#define REG_PMU_APB_MEM_AUTO_SD_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0194)/*MEM_AUTO_SD_CFG*/
#define REG_PMU_APB_CP0_PD_SHUTDOWN_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x0198)/*CP0_PD_SHUTDOWN_CFG*/
#define REG_PMU_APB_CP1_PD_SHUTDOWN_CFG SCI_ADDR(REGS_PMU_APB_BASE, 0x019C)/*CP1_PD_SHUTDOWN_CFG*/
#define REG_PMU_APB_WAKEUP_LOCK_EN0 SCI_ADDR(REGS_PMU_APB_BASE, 0x01A0)/*WAKEUP_LOCK_EN0*/
#define REG_PMU_APB_WAKEUP_LOCK_EN1 SCI_ADDR(REGS_PMU_APB_BASE, 0x01A4)/*WAKEUP_LOCK_EN1*/
#define REG_PMU_APB_LP_AUTO_CTRL SCI_ADDR(REGS_PMU_APB_BASE, 0x01A8)/*LP_AUTO_CTRL*/
#define REG_PMU_APB_CA53_LIT_C0_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01AC)/*CA53_LIT_C0_INT_DISABLE*/
#define REG_PMU_APB_CA53_LIT_C1_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01B0)/*CA53_LIT_C1_INT_DISABLE*/
#define REG_PMU_APB_CA53_LIT_C2_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01B4)/*CA53_LIT_C2_INT_DISABLE*/
#define REG_PMU_APB_CA53_LIT_C3_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01B8)/*CA53_LIT_C3_INT_DISABLE*/
#define REG_PMU_APB_CA53_BIG_C0_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01BC)/*CA53_BIG_C0_INT_DISABLE*/
#define REG_PMU_APB_CA53_BIG_C1_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01C0)/*CA53_BIG_C1_INT_DISABLE*/
#define REG_PMU_APB_CA53_BIG_C2_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01C4)/*CA53_BIG_C2_INT_DISABLE*/
#define REG_PMU_APB_CA53_BIG_C3_INT_DISABLE SCI_ADDR(REGS_PMU_APB_BASE, 0x01C8)/*CA53_BIG_C3_INT_DISABLE*/
#define REG_PMU_APB_APCPU_LIT_C0_INT_DISABLE REG_PMU_APB_CA53_LIT_C0_INT_DISABLE
#define REG_PMU_APB_APCPU_LIT_C1_INT_DISABLE REG_PMU_APB_CA53_LIT_C1_INT_DISABLE
#define REG_PMU_APB_APCPU_LIT_C2_INT_DISABLE REG_PMU_APB_CA53_LIT_C2_INT_DISABLE
#define REG_PMU_APB_APCPU_LIT_C3_INT_DISABLE REG_PMU_APB_CA53_LIT_C3_INT_DISABLE
#define REG_PMU_APB_APCPU_BIG_C0_INT_DISABLE REG_PMU_APB_CA53_BIG_C0_INT_DISABLE
#define REG_PMU_APB_APCPU_BIG_C1_INT_DISABLE REG_PMU_APB_CA53_BIG_C1_INT_DISABLE
#define REG_PMU_APB_APCPU_BIG_C2_INT_DISABLE REG_PMU_APB_CA53_BIG_C2_INT_DISABLE
#define REG_PMU_APB_APCPU_BIG_C3_INT_DISABLE REG_PMU_APB_CA53_BIG_C3_INT_DISABLE
#define REG_PMU_APB_PUB_ACC_RDY SCI_ADDR(REGS_PMU_APB_BASE, 0x01CC)/*PUB_ACC_RDY*/
#define REG_PMU_APB_PUB_CLK_RDY SCI_ADDR(REGS_PMU_APB_BASE, 0x01D0)/*PUB_CLK_RDY*/
#define REG_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3000)/*PD_CA53_LITC0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3004)/*PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3008)/*PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x300C)/*PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3010)/*PD_CA53_TOP_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3014)/*PD_AP_SYS_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3018)/*PD_GPU_TOP_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x301C)/*PD_MM_TOP_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_ARM9_0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3020)/*PD_CP0_ARM9_0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_ARM9_1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3024)/*PD_CP0_ARM9_1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_CEVA_0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3028)/*PD_CP0_CEVA_0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_CEVA_1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x302C)/*PD_CP0_CEVA_1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_GSM_0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3030)/*PD_CP0_GSM_0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_GSM_1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3034)/*PD_CP0_GSM_1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_TD_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3038)/*PD_CP0_TD_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP0_HU3GE_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x303C)/*PD_CP0_HU3GE_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP1_CA5_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3040)/*PD_CP1_CA5_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP1_CEVA_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3044)/*PD_CP1_CEVA_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP1_LTE_P1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3048)/*PD_CP1_LTE_P1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP1_LTE_P2_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x304C)/*PD_CP1_LTE_P2_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CP1_COMWRAP_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3050)/*PD_CP1_COMWRAP_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3054)/*PD_PUB_SYS_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3058)/*PD_GPU_C0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x305C)/*PD_GPU_C1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3060)/*PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3064)/*PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3068)/*PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x306C)/*PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3070)/*PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3074)/*PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS*/
#define REG_PMU_APB_PD_APCPU_LIT_MP4_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_APCPU_BIG_C0_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_APCPU_BIG_C1_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_APCPU_BIG_C2_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_APCPU_BIG_C3_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_APCPU_BIG_MP4_SHUTDOWN_MARK_STATUS REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS
#define REG_PMU_APB_PD_MM_CODEC_SHUTDOWN_MARK_STATUS SCI_ADDR(REGS_PMU_APB_BASE, 0x3078)/*PD_MM_CODEC_SHUTDOWN_MARK_STATUS*/
/* bits definitions for register REG_PMU_APB_PD_CA53_TOP_CFG */
#define BIT_PD_CA53_TOP_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_TOP_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_PD_CA53_TOP_STOP_EN ( BIT(27) )
#define BIT_PD_CA53_TOP_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_TOP_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BIT_PD_CA7_TOP_DBG_SHUTDOWN_EN BIT_PD_CA53_TOP_DBG_SHUTDOWN_EN
#define BIT_PD_CA7_TOP_STOP_EN BIT_PD_CA53_TOP_STOP_EN
#define BIT_PD_CA7_TOP_FORCE_SHUTDOWN BIT_PD_CA53_TOP_FORCE_SHUTDOWN
#define BIT_PD_CA7_TOP_AUTO_SHUTDOWN_EN BIT_PD_CA53_TOP_AUTO_SHUTDOWN_EN
#define BITS_PD_CA53_TOP_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_TOP_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_TOP_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C0_CFG */
#define BIT_CA53_LIT_C0_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_LIT_C0_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_LIT_C0_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_LIT_C0_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_LIT_C0_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_LIT_C0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_LIT_C0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_LIT_C0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_C0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_C0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C1_CFG */
#define BIT_CA53_LIT_C1_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_LIT_C1_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_LIT_C1_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_LIT_C1_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_LIT_C1_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_LIT_C1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_LIT_C1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_LIT_C1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_C1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_C1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C2_CFG */
#define BIT_CA53_LIT_C2_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_LIT_C2_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_LIT_C2_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_LIT_C2_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_LIT_C2_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_LIT_C2_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_LIT_C2_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_LIT_C2_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_C2_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_C2_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C3_CFG */
#define BIT_CA53_LIT_C3_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_LIT_C3_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_LIT_C3_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_LIT_C3_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_LIT_C3_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_LIT_C3_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_LIT_C3_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_LIT_C3_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_C3_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_C3_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_MP4_CFG */
#define BIT_CA53_LIT_MP4_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_LIT_MP4_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_LIT_MP4_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_LIT_MP4_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_LIT_MP4_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_LIT_MP4_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_LIT_MP4_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_MP4_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_MP4_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_AP_SYS_CFG */
#define BIT_PD_AP_SYS_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_AP_SYS_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_AP_SYS_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_AP_SYS_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_AP_SYS_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_MM_TOP_CFG */
#define BIT_PD_MM_TOP_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_MM_TOP_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_MM_TOP_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_MM_TOP_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_MM_TOP_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_GPU_TOP_CFG */
#define BIT_PD_GPU_TOP_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_GPU_TOP_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_GPU_TOP_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_GPU_TOP_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_GPU_TOP_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_ARM9_0_CFG */
#define BIT_PD_CP0_ARM9_0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_ARM9_0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_ARM9_0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_ARM9_0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_ARM9_0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_ARM9_1_CFG */
#define BIT_PD_CP0_ARM9_1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_ARM9_1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_ARM9_1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_ARM9_1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_ARM9_1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_HU3GE_CFG */
#define BIT_PD_CP0_HU3GE_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_HU3GE_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_HU3GE_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_HU3GE_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_HU3GE_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_GSM_0_CFG */
#define BIT_PD_CP0_GSM_0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_GSM_0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_GSM_0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_GSM_0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_GSM_0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_GSM_1_CFG */
#define BIT_PD_CP0_GSM_1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_GSM_1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_GSM_1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_GSM_1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_GSM_1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_TD_CFG */
#define BIT_PD_CP0_TD_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_TD_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_TD_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_TD_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_TD_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_CEVA_0_CFG */
#define BIT_PD_CP0_CEVA_0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_CEVA_0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_CEVA_0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_CEVA_0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_CEVA_0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_CEVA_1_CFG */
#define BIT_PD_CP0_CEVA_1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP0_CEVA_1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP0_CEVA_1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_CEVA_1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_CEVA_1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_MM_CODEC_CFG */
#define BIT_PD_MM_CODEC_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_MM_CODEC_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_MM_CODEC_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_MM_CODEC_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_MM_CODEC_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_CA5_CFG */
#define BIT_PD_CP1_CA5_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP1_CA5_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP1_CA5_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_CA5_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_CA5_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_LTE_P1_CFG */
#define BIT_PD_CP1_LTE_P1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP1_LTE_P1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP1_LTE_P1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_LTE_P1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_LTE_P1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_LTE_P2_CFG */
#define BIT_PD_CP1_LTE_P2_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP1_LTE_P2_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP1_LTE_P2_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_LTE_P2_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_LTE_P2_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_CEVA_CFG */
#define BIT_PD_CP1_CEVA_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP1_CEVA_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP1_CEVA_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_CEVA_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_CEVA_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_COMWRAP_CFG */
#define BIT_PD_CP1_COMWRAP_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CP1_COMWRAP_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CP1_COMWRAP_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_COMWRAP_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_COMWRAP_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_PUB_SYS_CFG */
#define BIT_PD_PUB_SYS_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_PUB_SYS_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_PUB_SYS_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_PUB_SYS_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_PUB_SYS_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_AP_WAKEUP_POR_CFG */
#define BIT_AP_WAKEUP_POR_N ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PD_GPU_C0_CFG */
#define BIT_PD_GPU_C0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_GPU_C0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_GPU_C0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_GPU_C0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_GPU_C0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_GPU_C1_CFG */
#define BIT_PD_GPU_C1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_GPU_C1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_GPU_C1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_GPU_C1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_GPU_C1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_XTL_WAIT_CNT */
#define BITS_XTL1_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_XTL0_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_XTLBUF_WAIT_CNT */
#define BITS_XTLBUF1_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_XTLBUF0_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PLL_WAIT_CNT1 */
#define BITS_LTEPLL_WAIT_CNT(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_TWPLL_WAIT_CNT(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_DPLL_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_MPLL0_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PLL_WAIT_CNT2 */
#define BITS_GPLL_WAIT_CNT(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_MPLL_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LVDSDIS_PLL_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_XTL0_REL_CFG */
#define BIT_XTL0_ARM7_SEL ( BIT(5) )
#define BIT_XTL0_VCP1_SEL ( BIT(4) )
#define BIT_XTL0_VCP0_SEL ( BIT(3) )
#define BIT_XTL0_CP1_SEL ( BIT(2) )
#define BIT_XTL0_CP0_SEL ( BIT(1) )
#define BIT_XTL0_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_XTL1_REL_CFG */
#define BIT_XTL1_ARM7_SEL ( BIT(5) )
#define BIT_XTL1_VCP1_SEL ( BIT(4) )
#define BIT_XTL1_VCP0_SEL ( BIT(3) )
#define BIT_XTL1_CP1_SEL ( BIT(2) )
#define BIT_XTL1_CP0_SEL ( BIT(1) )
#define BIT_XTL1_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PLL_PD_CFG */
#define BIT_MPLL_FORCE_PD ( BIT(2) )
#define BIT_USBPLL_PD ( BIT(1) )
#define BIT_GPLL_PD ( BIT(0) )
/* bits definitions for register REG_PMU_APB_XTLBUF0_REL_CFG */
#define BIT_XTLBUF0_ARM7_SEL ( BIT(5) )
#define BIT_XTLBUF0_VCP1_SEL ( BIT(4) )
#define BIT_XTLBUF0_VCP0_SEL ( BIT(3) )
#define BIT_XTLBUF0_CP1_SEL ( BIT(2) )
#define BIT_XTLBUF0_CP0_SEL ( BIT(1) )
#define BIT_XTLBUF0_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_XTLBUF1_REL_CFG */
#define BIT_XTLBUF1_ARM7_SEL ( BIT(5) )
#define BIT_XTLBUF1_VCP1_SEL ( BIT(4) )
#define BIT_XTLBUF1_VCP0_SEL ( BIT(3) )
#define BIT_XTLBUF1_CP1_SEL ( BIT(2) )
#define BIT_XTLBUF1_CP0_SEL ( BIT(1) )
#define BIT_XTLBUF1_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_MPLL0_REL_CFG */
#define BIT_MPLL0_REF_SEL ( BIT(8) )
#define BIT_MPLL0_ARM7_SEL ( BIT(5) )
#define BIT_MPLL0_VCP1_SEL ( BIT(4) )
#define BIT_MPLL0_VCP0_SEL ( BIT(3) )
#define BIT_MPLL0_CP1_SEL ( BIT(2) )
#define BIT_MPLL0_CP0_SEL ( BIT(1) )
#define BIT_MPLL0_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_DPLL_REL_CFG */
#define BIT_DPLL_REF_SEL ( BIT(8) )
#define BIT_DPLL_ARM7_SEL ( BIT(5) )
#define BIT_DPLL_VCP1_SEL ( BIT(4) )
#define BIT_DPLL_VCP0_SEL ( BIT(3) )
#define BIT_DPLL_CP1_SEL ( BIT(2) )
#define BIT_DPLL_CP0_SEL ( BIT(1) )
#define BIT_DPLL_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_LTEPLL_REL_CFG */
#define BIT_LTEPLL_REF_SEL ( BIT(8) )
#define BIT_LTEPLL_ARM7_SEL ( BIT(5) )
#define BIT_LTEPLL_VCP1_SEL ( BIT(4) )
#define BIT_LTEPLL_VCP0_SEL ( BIT(3) )
#define BIT_LTEPLL_CP1_SEL ( BIT(2) )
#define BIT_LTEPLL_CP0_SEL ( BIT(1) )
#define BIT_LTEPLL_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_TWPLL_REL_CFG */
#define BIT_TWPLL_REF_SEL ( BIT(8) )
#define BIT_TWPLL_ARM7_SEL ( BIT(5) )
#define BIT_TWPLL_VCP1_SEL ( BIT(4) )
#define BIT_TWPLL_VCP0_SEL ( BIT(3) )
#define BIT_TWPLL_CP1_SEL ( BIT(2) )
#define BIT_TWPLL_CP0_SEL ( BIT(1) )
#define BIT_TWPLL_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_LVDSDIS_PLL_REL_CFG */
#define BIT_LVDSDIS_PLL_REF_SEL ( BIT(8) )
#define BIT_LVDSDIS_PLL_ARM7_SEL ( BIT(5) )
#define BIT_LVDSDIS_PLL_VCP1_SEL ( BIT(4) )
#define BIT_LVDSDIS_PLL_VCP0_SEL ( BIT(3) )
#define BIT_LVDSDIS_PLL_CP1_SEL ( BIT(2) )
#define BIT_LVDSDIS_PLL_CP0_SEL ( BIT(1) )
#define BIT_LVDSDIS_PLL_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_MPLL_REL_CFG */
#define BIT_MPLL_REF_SEL ( BIT(8) )
#define BIT_MPLL_ARM7_SEL ( BIT(5) )
#define BIT_MPLL_VCP1_SEL ( BIT(4) )
#define BIT_MPLL_VCP0_SEL ( BIT(3) )
#define BIT_MPLL_CP1_SEL ( BIT(2) )
#define BIT_MPLL_CP0_SEL ( BIT(1) )
#define BIT_MPLL_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_GPLL_REL_CFG */
#define BIT_GPLL_REF_SEL ( BIT(8) )
/* bits definitions for register REG_PMU_APB_CP_SOFT_RST */
#define BIT_ARM7_SOFT_RST ( BIT(8) )
#define BIT_PUB_SOFT_RST ( BIT(6) )
#define BIT_AP_SOFT_RST ( BIT(5) )
#define BIT_GPU_SOFT_RST ( BIT(4) )
#define BIT_MM_SOFT_RST ( BIT(3) )
#define BIT_CP1_SOFT_RST ( BIT(1) )
#define BIT_CP0_SOFT_RST ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CP_SLP_STATUS_DBG0 */
#define BITS_CP1_DEEP_SLP_DBG(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_CP0_DEEP_SLP_DBG(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
/* bits definitions for register REG_PMU_APB_PWR_STATUS0_DBG */
#define BITS_PD_MM_TOP_STATE(_X_) ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_PD_GPU_TOP_STATE(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_PD_AP_SYS_STATE(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_LIT_C3_STATE(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_PD_CA53_LIT_C2_STATE(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_LIT_C1_STATE(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_PD_CA53_LIT_C0_STATE(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_PD_CA53_TOP_STATE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PWR_STATUS1_DBG */
#define BITS_PD_CP0_CEVA_1_STATE(_X_) ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_PD_CP0_CEVA_0_STATE(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_PD_CP0_GSM_0_STATE(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP0_GSM_1_STATE(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_PD_CP0_HU3GE_STATE(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP0_ARM9_1_STATE(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_PD_CP0_ARM9_0_STATE(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_PD_CP0_TD_STATE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PWR_STATUS2_DBG */
#define BITS_PD_PUB_SYS_STATE(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_PD_CP1_COMWRAP_STATE(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CP1_LTE_P2_STATE(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_PD_CP1_LTE_P1_STATE(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CP1_CEVA_STATE(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_PD_CP1_CA5_STATE(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_PD_CA53_LIT_MP4_STATE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PWR_STATUS3_DBG */
#define BITS_PD_MM_CODEC_STATE(_X_) ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_PD_CA53_BIG_C3_STATE(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_PD_CA53_BIG_C2_STATE(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_C1_STATE(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_PD_CA53_BIG_C0_STATE(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_MP4_STATE(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_PD_GPU_C1_STATE(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_PD_GPU_C0_STATE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_SLEEP_CTRL */
#define BIT_VCP1_FORCE_LIGHT_SLEEP ( BIT(28) )
#define BIT_VCP0_FORCE_LIGHT_SLEEP ( BIT(27) )
#define BIT_CP1_FORCE_LIGHT_SLEEP ( BIT(26) )
#define BIT_CP0_FORCE_LIGHT_SLEEP ( BIT(25) )
#define BIT_AP_FORCE_LIGHT_SLEEP ( BIT(24) )
#define BIT_ARM7_FORCE_DEEP_SLEEP ( BIT(21) )
#define BIT_VCP1_FORCE_DEEP_SLEEP ( BIT(20) )
#define BIT_VCP0_FORCE_DEEP_SLEEP ( BIT(19) )
#define BIT_CP1_FORCE_DEEP_SLEEP ( BIT(18) )
#define BIT_CP0_FORCE_DEEP_SLEEP ( BIT(17) )
#define BIT_AP_FORCE_DEEP_SLEEP ( BIT(16) )
#define BIT_VCP1_LIGHT_SLEEP ( BIT(12) )
#define BIT_VCP0_LIGHT_SLEEP ( BIT(11) )
#define BIT_CP1_LIGHT_SLEEP ( BIT(10) )
#define BIT_CP0_LIGHT_SLEEP ( BIT(9) )
#define BIT_AP_LIGHT_SLEEP ( BIT(8) )
#define BIT_VCP1_DEEP_SLEEP ( BIT(4) )
#define BIT_VCP0_DEEP_SLEEP ( BIT(3) )
#define BIT_CP1_DEEP_SLEEP ( BIT(2) )
#define BIT_CP0_DEEP_SLEEP ( BIT(1) )
#define BIT_AP_DEEP_SLEEP ( BIT(0) )
/* bits definitions for register REG_PMU_APB_DDR_SLEEP_CTRL */
#define BIT_BUSY_TRANSFER_HWDATA_SEL ( BIT(16) )
#define BIT_DDR_PUBL_APB_SOFT_RST ( BIT(12) )
#define BIT_DDR_UMCTL_APB_SOFT_RST ( BIT(11) )
#define BIT_DDR_PUBL_SOFT_RST ( BIT(10) )
#define BIT_DDR_PHY_SOFT_RST ( BIT(8) )
#define BIT_DDR_PHY_AUTO_GATE_EN ( BIT(6) )
#define BIT_DDR_PUBL_AUTO_GATE_EN ( BIT(5) )
#define BIT_DDR_UMCTL_AUTO_GATE_EN ( BIT(4) )
#define BIT_DDR_PHY_EB ( BIT(2) )
#define BIT_DDR_UMCTL_EB ( BIT(1) )
#define BIT_DDR_PUBL_EB ( BIT(0) )
/* bits definitions for register REG_PMU_APB_SLEEP_STATUS */
#define BITS_ARM7_SLP_STATUS(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_VCP1_SLP_STATUS(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_VCP0_SLP_STATUS(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_CP1_SLP_STATUS(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_CP0_SLP_STATUS(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_AP_SLP_STATUS(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_DDR_CHN_SLEEP_CTRL0 */
#define BIT_DDR_CTRL_AXI_LP_EN ( BIT(31) )
#define BIT_DDR_CTRL_CGM_SEL ( BIT(30) )
#define BIT_DDR_CHN9_AXI_LP_EN ( BIT(25) )
#define BIT_DDR_CHN8_AXI_LP_EN ( BIT(24) )
#define BIT_DDR_CHN7_AXI_LP_EN ( BIT(23) )
#define BIT_DDR_CHN6_AXI_LP_EN ( BIT(22) )
#define BIT_DDR_CHN5_AXI_LP_EN ( BIT(21) )
#define BIT_DDR_CHN4_AXI_LP_EN ( BIT(20) )
#define BIT_DDR_CHN3_AXI_LP_EN ( BIT(19) )
#define BIT_DDR_CHN2_AXI_LP_EN ( BIT(18) )
#define BIT_DDR_CHN1_AXI_LP_EN ( BIT(17) )
#define BIT_DDR_CHN0_AXI_LP_EN ( BIT(16) )
#define BIT_DDR_CHN9_CGM_SEL ( BIT(9) )
#define BIT_DDR_CHN8_CGM_SEL ( BIT(8) )
#define BIT_DDR_CHN7_CGM_SEL ( BIT(7) )
#define BIT_DDR_CHN6_CGM_SEL ( BIT(6) )
#define BIT_DDR_CHN5_CGM_SEL ( BIT(5) )
#define BIT_DDR_CHN4_CGM_SEL ( BIT(4) )
#define BIT_DDR_CHN3_CGM_SEL ( BIT(3) )
#define BIT_DDR_CHN2_CGM_SEL ( BIT(2) )
#define BIT_DDR_CHN1_CGM_SEL ( BIT(1) )
#define BIT_DDR_CHN0_CGM_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_DDR_CHN_SLEEP_CTRL1 */
#define BIT_DDR_CHN9_AXI_STOP_SEL ( BIT(9) )
#define BIT_DDR_CHN8_AXI_STOP_SEL ( BIT(8) )
#define BIT_DDR_CHN7_AXI_STOP_SEL ( BIT(7) )
#define BIT_DDR_CHN6_AXI_STOP_SEL ( BIT(6) )
#define BIT_DDR_CHN5_AXI_STOP_SEL ( BIT(5) )
#define BIT_DDR_CHN4_AXI_STOP_SEL ( BIT(4) )
#define BIT_DDR_CHN3_AXI_STOP_SEL ( BIT(3) )
#define BIT_DDR_CHN2_AXI_STOP_SEL ( BIT(2) )
#define BIT_DDR_CHN1_AXI_STOP_SEL ( BIT(1) )
#define BIT_DDR_CHN0_AXI_STOP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C0_CFG */
#define BIT_CA53_BIG_C0_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_BIG_C0_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_BIG_C0_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_BIG_C0_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_BIG_C0_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_BIG_C0_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_BIG_C0_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_BIG_C0_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_C0_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_C0_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C1_CFG */
#define BIT_CA53_BIG_C1_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_BIG_C1_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_BIG_C1_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_BIG_C1_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_BIG_C1_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_BIG_C1_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_BIG_C1_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_BIG_C1_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_C1_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_C1_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C2_CFG */
#define BIT_CA53_BIG_C2_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_BIG_C2_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_BIG_C2_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_BIG_C2_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_BIG_C2_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_BIG_C2_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_BIG_C2_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_BIG_C2_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_C2_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_C2_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C3_CFG */
#define BIT_CA53_BIG_C3_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_BIG_C3_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_BIG_C3_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_BIG_C3_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_BIG_C3_PWR_RST_CFG ( BIT(26) )
#define BIT_PD_CA53_BIG_C3_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_BIG_C3_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_BIG_C3_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_C3_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_C3_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_MP4_CFG */
#define BIT_CA53_BIG_MP4_WAKEUP_EN ( BIT(30) )
#define BIT_PD_CA53_BIG_MP4_PD_SEL ( BIT(29) )
#define BIT_PD_CA53_BIG_MP4_DBG_SHUTDOWN_EN ( BIT(28) )
#define BIT_CA53_BIG_MP4_DSLP_ENA ( BIT(27) )
#define BIT_PD_CA53_BIG_MP4_FORCE_SHUTDOWN ( BIT(25) )
#define BIT_PD_CA53_BIG_MP4_AUTO_SHUTDOWN_EN ( BIT(24) )
#define BITS_PD_CA53_BIG_MP4_PWR_ON_DLY(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_PD_CA53_BIG_MP4_PWR_ON_SEQ_DLY(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_PD_CA53_BIG_MP4_ISO_ON_DLY(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_DDR_OP_MODE_CFG */
#define BIT_DDR_OPERATE_MODE_BUSY ( BIT(28) )
#define BIT_DDR_PUBL_RET_EN ( BIT(27) )
#define BIT_DDR_PHY_ISO_RST_EN ( BIT(26) )
#define BIT_DDR_UMCTL_RET_EN ( BIT(25) )
#define BIT_DDR_PHY_AUTO_RET_EN ( BIT(24) )
#define BITS_DDR_OPERATE_MODE_CNT_LMT(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_DDR_OPERATE_MODE(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BITS_DDR_OPERATE_MODE_IDLE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )
/* bits definitions for register REG_PMU_APB_DDR_PHY_RET_CFG */
#define BIT_DDR_UMCTL_SOFT_RST ( BIT(16) )
#define BIT_DDR_PHY_CKE_RET_EN ( BIT(0) )
#define BIT_DDR_PHY_CKE_RET_EN BIT_DDR_PHY_CKE_RET_EN
/* bits definitions for register REG_PMU_APB_26M_SEL_CFG */
#define BIT_AON_RC_4M_SEL ( BIT(8) )
#define BIT_GGE_26M_SEL ( BIT(6) )
#define BIT_PUB_26M_SEL ( BIT(5) )
#define BIT_AON_26M_SEL ( BIT(4) )
#define BIT_CP1_26M_SEL ( BIT(2) )
#define BIT_CP0_26M_SEL ( BIT(1) )
#define BIT_AP_26M_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_BISR_DONE_STATUS */
#define BIT_PD_MM_CODEC_BISR_DONE ( BIT(29) )
#define BIT_PD_CA53_BIG_MP4_BISR_DONE ( BIT(28) )
#define BIT_PD_CA53_BIG_C3_BISR_DONE ( BIT(27) )
#define BIT_PD_CA53_BIG_C2_BISR_DONE ( BIT(26) )
#define BIT_PD_CA53_BIG_C1_BISR_DONE ( BIT(25) )
#define BIT_PD_CA53_BIG_C0_BISR_DONE ( BIT(24) )
#define BIT_PD_GPU_C1_BISR_DONE ( BIT(23) )
#define BIT_PD_GPU_C0_BISR_DONE ( BIT(22) )
#define BIT_PD_CP1_COMWRAP_BISR_DONE ( BIT(21) )
#define BIT_PD_CP1_LTE_P2_BISR_DONE ( BIT(20) )
#define BIT_PD_CP1_LTE_P1_BISR_DONE ( BIT(19) )
#define BIT_PD_CP1_CEVA_BISR_DONE ( BIT(18) )
#define BIT_PD_CP1_CA5_BISR_DONE ( BIT(17) )
#define BIT_PD_CA53_LIT_MP4_BISR_DONE ( BIT(16) )
#define BIT_PD_CP0_HU3GE_BISR_DONE ( BIT(15) )
#define BIT_PD_CP0_TD_BISR_DONE ( BIT(14) )
#define BIT_PD_CP0_GSM_1_BISR_DONE ( BIT(13) )
#define BIT_PD_CP0_GSM_0_BISR_DONE ( BIT(12) )
#define BIT_PD_CP0_CEVA_1_BISR_DONE ( BIT(11) )
#define BIT_PD_CP0_CEVA_0_BISR_DONE ( BIT(10) )
#define BIT_PD_CP0_ARM9_1_BISR_DONE ( BIT(9) )
#define BIT_PD_CP0_ARM9_0_BISR_DONE ( BIT(8) )
#define BIT_PD_MM_TOP_BISR_DONE ( BIT(7) )
#define BIT_PD_GPU_TOP_BISR_DONE ( BIT(6) )
#define BIT_PD_AP_SYS_BISR_DONE ( BIT(5) )
#define BIT_PD_CA53_TOP_BISR_DONE ( BIT(4) )
#define BIT_PD_CA53_LIT_C3_BISR_DONE ( BIT(3) )
#define BIT_PD_CA53_LIT_C2_BISR_DONE ( BIT(2) )
#define BIT_PD_CA53_LIT_C1_BISR_DONE ( BIT(1) )
#define BIT_PD_CA53_LIT_C0_BISR_DONE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_BISR_BUSY_STATUS */
#define BIT_PD_MM_CODEC_BISR_BUSY ( BIT(29) )
#define BIT_PD_CA53_BIG_MP4_BISR_BUSY ( BIT(28) )
#define BIT_PD_CA53_BIG_C3_BISR_BUSY ( BIT(27) )
#define BIT_PD_CA53_BIG_C2_BISR_BUSY ( BIT(26) )
#define BIT_PD_CA53_BIG_C1_BISR_BUSY ( BIT(25) )
#define BIT_PD_CA53_BIG_C0_BISR_BUSY ( BIT(24) )
#define BIT_PD_GPU_C1_BISR_BUSY ( BIT(23) )
#define BIT_PD_GPU_C0_BISR_BUSY ( BIT(22) )
#define BIT_PD_CP1_COMWRAP_BISR_BUSY ( BIT(21) )
#define BIT_PD_CP1_LTE_P2_BISR_BUSY ( BIT(20) )
#define BIT_PD_CP1_LTE_P1_BISR_BUSY ( BIT(19) )
#define BIT_PD_CP1_CEVA_BISR_BUSY ( BIT(18) )
#define BIT_PD_CP1_CA5_BISR_BUSY ( BIT(17) )
#define BIT_PD_CA53_LIT_MP4_BISR_BUSY ( BIT(16) )
#define BIT_PD_CP0_HU3GE_BISR_BUSY ( BIT(15) )
#define BIT_PD_CP0_TD_BISR_BUSY ( BIT(14) )
#define BIT_PD_CP0_GSM_1_BISR_BUSY ( BIT(13) )
#define BIT_PD_CP0_GSM_0_BISR_BUSY ( BIT(12) )
#define BIT_PD_CP0_CEVA_1_BISR_BUSY ( BIT(11) )
#define BIT_PD_CP0_CEVA_0_BISR_BUSY ( BIT(10) )
#define BIT_PD_CP0_ARM9_1_BISR_BUSY ( BIT(9) )
#define BIT_PD_CP0_ARM9_0_BISR_BUSY ( BIT(8) )
#define BIT_PD_MM_TOP_BISR_BUSY ( BIT(7) )
#define BIT_PD_GPU_TOP_BISR_BUSY ( BIT(6) )
#define BIT_PD_AP_SYS_BISR_BUSY ( BIT(5) )
#define BIT_PD_CA53_TOP_BISR_BUSY ( BIT(4) )
#define BIT_PD_CA53_LIT_C3_BISR_BUSY ( BIT(3) )
#define BIT_PD_CA53_LIT_C2_BISR_BUSY ( BIT(2) )
#define BIT_PD_CA53_LIT_C1_BISR_BUSY ( BIT(1) )
#define BIT_PD_CA53_LIT_C0_BISR_BUSY ( BIT(0) )
/* bits definitions for register REG_PMU_APB_BISR_BYP_CFG */
#define BIT_PD_MM_CODEC_BISR_FORCE_BYP ( BIT(29) )
#define BIT_PD_CA53_BIG_MP4_BISR_FORCE_BYP ( BIT(28) )
#define BIT_PD_CA53_BIG_C3_BISR_FORCE_BYP ( BIT(27) )
#define BIT_PD_CA53_BIG_C2_BISR_FORCE_BYP ( BIT(26) )
#define BIT_PD_CA53_BIG_C1_BISR_FORCE_BYP ( BIT(25) )
#define BIT_PD_CA53_BIG_C0_BISR_FORCE_BYP ( BIT(24) )
#define BIT_PD_GPU_C1_BISR_FORCE_BYP ( BIT(23) )
#define BIT_PD_GPU_C0_BISR_FORCE_BYP ( BIT(22) )
#define BIT_PD_CP1_COMWRAP_BISR_FORCE_BYP ( BIT(21) )
#define BIT_PD_CP1_LTE_P2_BISR_FORCE_BYP ( BIT(20) )
#define BIT_PD_CP1_LTE_P1_BISR_FORCE_BYP ( BIT(19) )
#define BIT_PD_CP1_CEVA_BISR_FORCE_BYP ( BIT(18) )
#define BIT_PD_CP1_CA5_BISR_FORCE_BYP ( BIT(17) )
#define BIT_PD_CA53_LIT_MP4_BISR_FORCE_BYP ( BIT(16) )
#define BIT_PD_CP0_HU3GE_BISR_FORCE_BYP ( BIT(15) )
#define BIT_PD_CP0_TD_BISR_FORCE_BYP ( BIT(14) )
#define BIT_PD_CP0_GSM_1_BISR_FORCE_BYP ( BIT(13) )
#define BIT_PD_CP0_GSM_0_BISR_FORCE_BYP ( BIT(12) )
#define BIT_PD_CP0_CEVA_1_BISR_FORCE_BYP ( BIT(11) )
#define BIT_PD_CP0_CEVA_0_BISR_FORCE_BYP ( BIT(10) )
#define BIT_PD_CP0_ARM9_1_BISR_FORCE_BYP ( BIT(9) )
#define BIT_PD_CP0_ARM9_0_BISR_FORCE_BYP ( BIT(8) )
#define BIT_PD_MM_TOP_BISR_FORCE_BYP ( BIT(7) )
#define BIT_PD_GPU_TOP_BISR_FORCE_BYP ( BIT(6) )
#define BIT_PD_AP_SYS_BISR_FORCE_BYP ( BIT(5) )
#define BIT_PD_CA53_TOP_BISR_FORCE_BYP ( BIT(4) )
#define BIT_PD_CA53_LIT_C3_BISR_FORCE_BYP ( BIT(3) )
#define BIT_PD_CA53_LIT_C2_BISR_FORCE_BYP ( BIT(2) )
#define BIT_PD_CA53_LIT_C1_BISR_FORCE_BYP ( BIT(1) )
#define BIT_PD_CA53_LIT_C0_BISR_FORCE_BYP ( BIT(0) )
/* bits definitions for register REG_PMU_APB_BISR_EN_CFG */
#define BIT_PD_MM_CODEC_BISR_FORCE_EN ( BIT(29) )
#define BIT_PD_CA53_BIG_MP4_BISR_FORCE_EN ( BIT(28) )
#define BIT_PD_CA53_BIG_C3_BISR_FORCE_EN ( BIT(27) )
#define BIT_PD_CA53_BIG_C2_BISR_FORCE_EN ( BIT(26) )
#define BIT_PD_CA53_BIG_C1_BISR_FORCE_EN ( BIT(25) )
#define BIT_PD_CA53_BIG_C0_BISR_FORCE_EN ( BIT(24) )
#define BIT_PD_GPU_C1_BISR_FORCE_EN ( BIT(23) )
#define BIT_PD_GPU_C0_BISR_FORCE_EN ( BIT(22) )
#define BIT_PD_CP1_COMWRAP_BISR_FORCE_EN ( BIT(21) )
#define BIT_PD_CP1_LTE_P2_BISR_FORCE_EN ( BIT(20) )
#define BIT_PD_CP1_LTE_P1_BISR_FORCE_EN ( BIT(19) )
#define BIT_PD_CP1_CEVA_BISR_FORCE_EN ( BIT(18) )
#define BIT_PD_CP1_CA5_BISR_FORCE_EN ( BIT(17) )
#define BIT_PD_CA53_LIT_MP4_BISR_FORCE_EN ( BIT(16) )
#define BIT_PD_CP0_HU3GE_BISR_FORCE_EN ( BIT(15) )
#define BIT_PD_CP0_TD_BISR_FORCE_EN ( BIT(14) )
#define BIT_PD_CP0_GSM_1_BISR_FORCE_EN ( BIT(13) )
#define BIT_PD_CP0_GSM_0_BISR_FORCE_EN ( BIT(12) )
#define BIT_PD_CP0_CEVA_1_BISR_FORCE_EN ( BIT(11) )
#define BIT_PD_CP0_CEVA_0_BISR_FORCE_EN ( BIT(10) )
#define BIT_PD_CP0_ARM9_1_BISR_FORCE_EN ( BIT(9) )
#define BIT_PD_CP0_ARM9_0_BISR_FORCE_EN ( BIT(8) )
#define BIT_PD_MM_TOP_BISR_FORCE_EN ( BIT(7) )
#define BIT_PD_GPU_TOP_BISR_FORCE_EN ( BIT(6) )
#define BIT_PD_AP_SYS_BISR_FORCE_EN ( BIT(5) )
#define BIT_PD_CA53_TOP_BISR_FORCE_EN ( BIT(4) )
#define BIT_PD_CA53_LIT_C3_BISR_FORCE_EN ( BIT(3) )
#define BIT_PD_CA53_LIT_C2_BISR_FORCE_EN ( BIT(2) )
#define BIT_PD_CA53_LIT_C1_BISR_FORCE_EN ( BIT(1) )
#define BIT_PD_CA53_LIT_C0_BISR_FORCE_EN ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0 */
#define BITS_CGM_AUTO_GATE_SEL_CFG0(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1 */
#define BITS_CGM_AUTO_GATE_SEL_CFG1(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2 */
#define BITS_CGM_AUTO_GATE_SEL_CFG2(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3 */
#define BITS_CGM_AUTO_GATE_SEL_CFG3(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_FORCE_EN_CFG0 */
#define BITS_CGM_FORCE_EN_CFG0(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_FORCE_EN_CFG1 */
#define BITS_CGM_FORCE_EN_CFG1(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_FORCE_EN_CFG2 */
#define BITS_CGM_FORCE_EN_CFG2(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CGM_FORCE_EN_CFG3 */
#define BITS_CGM_FORCE_EN_CFG3(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_SLEEP_XTLON_CTRL */
#define BIT_ARM7_SLEEP_XTL_ON ( BIT(5) )
#define BIT_VCP1_SLEEP_XTL_ON ( BIT(4) )
#define BIT_VCP0_SLEEP_XTL_ON ( BIT(3) )
#define BIT_CP1_SLEEP_XTL_ON ( BIT(2) )
#define BIT_CP0_SLEEP_XTL_ON ( BIT(1) )
#define BIT_AP_SLEEP_XTL_ON ( BIT(0) )
/* bits definitions for register REG_PMU_APB_MEM_SLP_CFG */
#define BITS_MEM_SLP_CFG(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_MEM_SD_CFG */
#define BITS_MEM_SD_CFG(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_APCPU_CORE_PU_LOCK */
#define BIT_PMU_APB_APCPU_C3_PU_LOCK ( BIT(3) )
#define BIT_PMU_APB_APCPU_C2_PU_LOCK ( BIT(2) )
#define BIT_PMU_APB_APCPU_C1_PU_LOCK ( BIT(1) )
#define BIT_PMU_APB_APCPU_C0_PU_LOCK ( BIT(0) )
#define BIT_PMU_APB_CA7_C3_PU_LOCK BIT_PMU_APB_APCPU_C3_PU_LOCK
#define BIT_PMU_APB_CA7_C2_PU_LOCK BIT_PMU_APB_APCPU_C2_PU_LOCK
#define BIT_PMU_APB_CA7_C1_PU_LOCK BIT_PMU_APB_APCPU_C1_PU_LOCK
#define BIT_PMU_APB_CA7_C0_PU_LOCK BIT_PMU_APB_APCPU_C0_PU_LOCK
/* bits definitions for register REG_PMU_APB_ARM7_HOLD_CGM_EN */
#define BIT_PD_CP1_CEVA_CGM_HOLD_EN ( BIT(10) )
#define BIT_PD_CP1_CA5_CGM_HOLD_EN ( BIT(9) )
#define BIT_PD_CP0_CEVA_1_CGM_HOLD_EN ( BIT(8) )
#define BIT_PD_CP0_CEVA_0_CGM_HOLD_EN ( BIT(7) )
#define BIT_PD_CP0_ARM9_1_CGM_HOLD_EN ( BIT(6) )
#define BIT_PD_CP0_ARM9_0_CGM_HOLD_EN ( BIT(5) )
#define BIT_PD_CA53_TOP_CMG_HOLD_EN ( BIT(4) )
#define BIT_PD_CA53_C3_CMG_HOLD_EN ( BIT(3) )
#define BIT_PD_CA53_C2_CMG_HOLD_EN ( BIT(2) )
#define BIT_PD_CA53_C1_CMG_HOLD_EN ( BIT(1) )
#define BIT_PD_CA53_C0_CMG_HOLD_EN ( BIT(0) )
#define BIT_PD_CA7_TOP_CMG_HOLD_EN BIT_PD_CA53_TOP_CMG_HOLD_EN
#define BIT_PD_CA7_C3_CMG_HOLD_EN BIT_PD_CA53_C3_CMG_HOLD_EN
#define BIT_PD_CA7_C2_CMG_HOLD_EN BIT_PD_CA53_C2_CMG_HOLD_EN
#define BIT_PD_CA7_C1_CMG_HOLD_EN BIT_PD_CA53_C1_CMG_HOLD_EN
#define BIT_PD_CA7_C0_CMG_HOLD_EN BIT_PD_CA53_C0_CMG_HOLD_EN
/* bits definitions for register REG_PMU_APB_PWR_CNT_WAIT_CFG0 */
#define BITS_VCP0_PWR_WAIT_CNT(_X_) ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_CP1_PWR_WAIT_CNT(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_CP0_PWR_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_AP_PWR_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_PWR_CNT_WAIT_CFG1 */
#define BITS_ARM7_PWR_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_VCP1_PWR_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_RC0_REL_CFG */
#define BIT_RC0_ARM7_SEL ( BIT(5) )
#define BIT_RC0_VCP1_SEL ( BIT(4) )
#define BIT_RC0_VCP0_SEL ( BIT(3) )
#define BIT_RC0_CP1_SEL ( BIT(2) )
#define BIT_RC0_CP0_SEL ( BIT(1) )
#define BIT_RC0_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_RC1_REL_CFG */
#define BIT_RC1_ARM7_SEL ( BIT(5) )
#define BIT_RC1_VCP1_SEL ( BIT(4) )
#define BIT_RC1_VCP0_SEL ( BIT(3) )
#define BIT_RC1_CP1_SEL ( BIT(2) )
#define BIT_RC1_CP0_SEL ( BIT(1) )
#define BIT_RC1_AP_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_RC_CNT_WAIT_CFG */
#define BITS_RC1_WAIT_CNT(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_RC0_WAIT_CNT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register REG_PMU_APB_MEM_AUTO_SLP_CFG */
#define BITS_MEM_AUTO_SLP_EN(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_MEM_AUTO_SD_CFG */
#define BITS_MEM_AUTO_SD_EN(_X_) (_X_)
/* bits definitions for register REG_PMU_APB_CP0_PD_SHUTDOWN_CFG */
#define BIT_PD_CP0_HU3GE_VCP1_SEL ( BIT(20) )
#define BIT_PD_CP0_TD_VCP1_SEL ( BIT(19) )
#define BIT_PD_CP0_GSM_0_VCP1_SEL ( BIT(18) )
#define BIT_PD_CP0_CEVA_0_VCP1_SEL ( BIT(17) )
#define BIT_PD_CP0_ARM9_1_VCP1_SEL ( BIT(16) )
#define BIT_PD_CP0_ARM9_0_VCP0_SEL ( BIT(8) )
#define BIT_PD_CP0_HU3GE_CP0_SEL ( BIT(5) )
#define BIT_PD_CP0_TD_CP0_SEL ( BIT(4) )
#define BIT_PD_CP0_GSM_0_CP0_SEL ( BIT(3) )
#define BIT_PD_CP0_CEVA_0_CP0_SEL ( BIT(2) )
#define BIT_PD_CP0_ARM9_1_CP0_SEL ( BIT(1) )
#define BIT_PD_CP0_ARM9_0_CP0_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CP1_PD_SHUTDOWN_CFG */
#define BIT_PD_CP1_COMWRAP_VCP1_SEL ( BIT(20) )
#define BIT_PD_CP1_CEVA_VCP1_SEL ( BIT(19) )
#define BIT_PD_CP1_LTE_P2_VCP1_SEL ( BIT(18) )
#define BIT_PD_CP1_LTE_P1_VCP1_SEL ( BIT(17) )
#define BIT_PD_CP1_CA5_VCP1_SEL ( BIT(16) )
#define BIT_PD_CP1_COMWRAP_CP1_SEL ( BIT(4) )
#define BIT_PD_CP1_CEVA_CP1_SEL ( BIT(3) )
#define BIT_PD_CP1_LTE_P2_CP1_SEL ( BIT(2) )
#define BIT_PD_CP1_LTE_P1_CP1_SEL ( BIT(1) )
#define BIT_PD_CP1_CA5_CP1_SEL ( BIT(0) )
/* bits definitions for register REG_PMU_APB_WAKEUP_LOCK_EN0 */
#define BIT_PD_MM_CODEC_WAKEUP_LOCK_EN ( BIT(30) )
#define BIT_PD_GPU_C1_WAKEUP_LOCK_EN ( BIT(29) )
#define BIT_PD_GPU_C0_WAKEUP_LOCK_EN ( BIT(28) )
#define BIT_PD_CA53_LIT_MP4_WAKEUP_LOCK_EN ( BIT(27) )
#define BIT_VCP1_SYS_WAKEUP_LOCK_EN ( BIT(26) )
#define BIT_VCP0_SYS_WAKEUP_LOCK_EN ( BIT(25) )
#define BIT_CP1_SYS_WAKEUP_LOCK_EN ( BIT(24) )
#define BIT_CP0_SYS_WAKEUP_LOCK_EN ( BIT(23) )
#define BIT_AP_SYS_WAKEUP_LOCK_EN ( BIT(22) )
#define BIT_PD_PUB_SYS_WAKEUP_LOCK_EN ( BIT(21) )
#define BIT_PD_CP1_COMWRAP_WAKEUP_LOCK_EN ( BIT(20) )
#define BIT_PD_CP1_CEVA_WAKEUP_LOCK_EN ( BIT(19) )
#define BIT_PD_CP1_LTE_P2_WAKEUP_LOCK_EN ( BIT(18) )
#define BIT_PD_CP1_LTE_P1_WAKEUP_LOCK_EN ( BIT(17) )
#define BIT_PD_CP1_CA5_WAKEUP_LOCK_EN ( BIT(16) )
#define BIT_PD_CP0_CEVA_1_WAKEUP_LOCK_EN ( BIT(15) )
#define BIT_PD_CP0_CEVA_0_WAKEUP_LOCK_EN ( BIT(14) )
#define BIT_PD_CP0_TD_WAKEUP_LOCK_EN ( BIT(13) )
#define BIT_PD_CP0_GSM_1_WAKEUP_LOCK_EN ( BIT(12) )
#define BIT_PD_CP0_GSM_0_WAKEUP_LOCK_EN ( BIT(11) )
#define BIT_PD_CP0_HU3GE_WAKEUP_LOCK_EN ( BIT(10) )
#define BIT_PD_CP0_ARM9_1_WAKEUP_LOCK_EN ( BIT(9) )
#define BIT_PD_CP0_ARM9_0_WAKEUP_LOCK_EN ( BIT(8) )
#define BIT_PD_MM_TOP_WAKEUP_LOCK_EN ( BIT(7) )
#define BIT_PD_GPU_TOP_WAKEUP_LOCK_EN ( BIT(6) )
#define BIT_PD_AP_SYS_WAKEUP_LOCK_EN ( BIT(5) )
#define BIT_PD_CA53_TOP_WAKEUP_LOCK_EN ( BIT(4) )
#define BIT_PD_CA53_LIT_C3_WAKEUP_LOCK_EN ( BIT(3) )
#define BIT_PD_CA53_LIT_C2_WAKEUP_LOCK_EN ( BIT(2) )
#define BIT_PD_CA53_LIT_C1_WAKEUP_LOCK_EN ( BIT(1) )
#define BIT_PD_CA53_LIT_C0_WAKEUP_LOCK_EN ( BIT(0) )
/* bits definitions for register REG_PMU_APB_WAKEUP_LOCK_EN1 */
#define BIT_PD_CA53_BIG_MP4_WAKEUP_LOCK_EN ( BIT(4) )
#define BIT_PD_CA53_BIG_C3_WAKEUP_LOCK_EN ( BIT(3) )
#define BIT_PD_CA53_BIG_C2_WAKEUP_LOCK_EN ( BIT(2) )
#define BIT_PD_CA53_BIG_C1_WAKEUP_LOCK_EN ( BIT(1) )
#define BIT_PD_CA53_BIG_C0_WAKEUP_LOCK_EN ( BIT(0) )
/* bits definitions for register REG_PMU_APB_LP_AUTO_CTRL */
#define BIT_RST_DLY_CFG ( BIT(31) )
#define BIT_EIC_DEEP_SLEEP_SEL ( BIT(30) )
#define BIT_EIC_LIGHT_SLEEP_SEL ( BIT(29) )
#define BIT_REDUN_CFG_3 ( BIT(28) )
#define BIT_REDUN_CFG_2 ( BIT(27) )
#define BIT_REDUN_CFG_1 ( BIT(26) )
#define BIT_REDUN_CFG_0 ( BIT(25) )
#define BIT_ADB_CTRL_EN_BIG ( BIT(8) )
#define BIT_ADB_CTRL_EN_LIT ( BIT(7) )
#define BIT_ACINACTM_CTRL ( BIT(6) )
#define BIT_ACINACTM_BIG ( BIT(5) )
#define BIT_ACINACTM_LIT ( BIT(4) )
#define BIT_NIC_LP_CTRL_DISABLE ( BIT(3) )
#define BIT_CA53_BIG_AUTO_CLK_CTRL_DISABLE ( BIT(2) )
#define BIT_CA53_LIT_AUTO_CLK_CTRL_DISABLE ( BIT(1) )
#define BIT_DAP_CA53_CCI_EN ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_LIT_C0_INT_DISABLE */
#define BIT_CA53_LIT_C0_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_LIT_C1_INT_DISABLE */
#define BIT_CA53_LIT_C1_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_LIT_C2_INT_DISABLE */
#define BIT_CA53_LIT_C2_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_LIT_C3_INT_DISABLE */
#define BIT_CA53_LIT_C3_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_BIG_C0_INT_DISABLE */
#define BIT_CA53_BIG_C0_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_BIG_C1_INT_DISABLE */
#define BIT_CA53_BIG_C1_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_BIG_C2_INT_DISABLE */
#define BIT_CA53_BIG_C2_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_CA53_BIG_C3_INT_DISABLE */
#define BIT_CA53_BIG_C3_INT_DISABLE ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PUB_ACC_RDY */
#define BIT_PUB_ACC_RDY ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PUB_CLK_RDY */
#define BIT_PUB_CLK_RDY ( BIT(0) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_LIT_C0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_LIT_C1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_LIT_C2_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_LIT_C3_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_TOP_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS */
#define BITS_PD_AP_SYS_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS */
#define BITS_PD_GPU_TOP_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS */
#define BITS_PD_MM_TOP_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_ARM9_0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_ARM9_0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_ARM9_1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_ARM9_1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_CEVA_0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_CEVA_0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_CEVA_1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_CEVA_1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_GSM_0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_GSM_0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_GSM_1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_GSM_1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_TD_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_TD_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP0_HU3GE_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP0_HU3GE_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_CA5_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP1_CA5_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_CEVA_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP1_CEVA_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_LTE_P1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP1_LTE_P1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_LTE_P2_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP1_LTE_P2_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CP1_COMWRAP_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CP1_COMWRAP_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS */
#define BITS_PD_PUB_SYS_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_GPU_C0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_GPU_C1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_LIT_MP4_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_BIG_C0_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_BIG_C1_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_BIG_C2_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_BIG_C3_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS */
#define BITS_PD_CA53_BIG_MP4_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register REG_PMU_APB_PD_MM_CODEC_SHUTDOWN_MARK_STATUS */
#define BITS_PD_MM_CODEC_SHUTDOWN_MARK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
#endif
|
