blob: 355cbe132abe757b552b528464ad43cb533abfa6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/*
* Copyright (C) 2014 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/
#ifndef __SCI_GLB_REGS_H__
#error "Don't include this file directly, Pls include sci_glb_regs.h"
#endif
#ifndef __H_REGS_AP_APB_HEADFILE_H__
#define __H_REGS_AP_APB_HEADFILE_H__ __FILE__
#define REGS_AP_APB
/* registers definitions for AP_APB */
#define REG_AP_APB_APB_EB SCI_ADDR(REGS_AP_APB_BASE, 0x0000)
#define REG_AP_APB_APB_RST SCI_ADDR(REGS_AP_APB_BASE, 0x0004)
#define REG_AP_APB_APB_MISC_CTRL SCI_ADDR(REGS_AP_APB_BASE, 0x0008)
/* bits definitions for register REG_AP_APB_APB_EB */
#define BIT_INTC3_EB ( BIT(22) )
#define BIT_INTC2_EB ( BIT(21) )
#define BIT_INTC1_EB ( BIT(20) )
#define BIT_INTC0_EB ( BIT(19) )
#define BIT_AP_CKG_EB ( BIT(18) )
#define BIT_UART4_EB ( BIT(17) )
#define BIT_UART3_EB ( BIT(16) )
#define BIT_UART2_EB ( BIT(15) )
#define BIT_UART1_EB ( BIT(14) )
#define BIT_UART0_EB ( BIT(13) )
#define BIT_I2C4_EB ( BIT(12) )
#define BIT_I2C3_EB ( BIT(11) )
#define BIT_I2C2_EB ( BIT(10) )
#define BIT_I2C1_EB ( BIT(9) )
#define BIT_I2C0_EB ( BIT(8) )
#define BIT_SPI2_EB ( BIT(7) )
#define BIT_SPI1_EB ( BIT(6) )
#define BIT_SPI0_EB ( BIT(5) )
#define BIT_IIS3_EB ( BIT(4) )
#define BIT_IIS2_EB ( BIT(3) )
#define BIT_IIS1_EB ( BIT(2) )
#define BIT_IIS0_EB ( BIT(1) )
#define BIT_SIM0_EB ( BIT(0) )
/* bits definitions for register REG_AP_APB_APB_RST */
#define BIT_INTC3_SOFT_RST ( BIT(22) )
#define BIT_INTC2_SOFT_RST ( BIT(21) )
#define BIT_INTC1_SOFT_RST ( BIT(20) )
#define BIT_INTC0_SOFT_RST ( BIT(19) )
#define BIT_AP_CKG_SOFT_RST ( BIT(18) )
#define BIT_UART4_SOFT_RST ( BIT(17) )
#define BIT_UART3_SOFT_RST ( BIT(16) )
#define BIT_UART2_SOFT_RST ( BIT(15) )
#define BIT_UART1_SOFT_RST ( BIT(14) )
#define BIT_UART0_SOFT_RST ( BIT(13) )
#define BIT_I2C4_SOFT_RST ( BIT(12) )
#define BIT_I2C3_SOFT_RST ( BIT(11) )
#define BIT_I2C2_SOFT_RST ( BIT(10) )
#define BIT_I2C1_SOFT_RST ( BIT(9) )
#define BIT_I2C0_SOFT_RST ( BIT(8) )
#define BIT_SPI2_SOFT_RST ( BIT(7) )
#define BIT_SPI1_SOFT_RST ( BIT(6) )
#define BIT_SPI0_SOFT_RST ( BIT(5) )
#define BIT_IIS3_SOFT_RST ( BIT(4) )
#define BIT_IIS2_SOFT_RST ( BIT(3) )
#define BIT_IIS1_SOFT_RST ( BIT(2) )
#define BIT_IIS0_SOFT_RST ( BIT(1) )
#define BIT_SIM0_SOFT_RST ( BIT(0) )
/* bits definitions for register REG_AP_APB_APB_MISC_CTRL */
#define BIT_SIM_CLK_POLARITY ( BIT(1) )
#define BIT_FMARK_POLARITY_INV ( BIT(0) )
#endif
|
