1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
|
/*
* Copyright (C) 2014 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/
#ifndef __ANA_REGS_GLB_H__
#define __ANA_REGS_GLB_H__
#define ANA_REGS_GLB
/* registers definitions for controller ANA_REGS_GLB */
#define ANA_REG_GLB_ARM_MODULE_EN SCI_ADDR(ANA_REGS_GLB_BASE, 0x0000)
#define ANA_REG_GLB_ARM_CLK_EN SCI_ADDR(ANA_REGS_GLB_BASE, 0x0004)
#define ANA_REG_GLB_RTC_CLK_EN SCI_ADDR(ANA_REGS_GLB_BASE, 0x0008)
#define ANA_REG_GLB_ARM_RST SCI_ADDR(ANA_REGS_GLB_BASE, 0x000C)
#define ANA_REG_GLB_LDO_DCDC_PD SCI_ADDR(ANA_REGS_GLB_BASE, 0x0010)
#define ANA_REG_GLB_LDO_PD_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0014)
#define ANA_REG_GLB_LDO_V_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0018)
#define ANA_REG_GLB_LDO_V_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x001C)
#define ANA_REG_GLB_LDO_V_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0020)
#define ANA_REG_GLB_LDO_V_CTRL3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0024)
#define ANA_REG_GLB_LDO_V_CTRL4 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0028)
#define ANA_REG_GLB_LDO_V_CTRL5 SCI_ADDR(ANA_REGS_GLB_BASE, 0x002C)
#define ANA_REG_GLB_LDO_V_CTRL6 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0030)
#define ANA_REG_GLB_LDO_V_CTRL7 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0034)
#define ANA_REG_GLB_LDO_V_CTRL8 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0038)
#define ANA_REG_GLB_LDO_V_CTRL9 SCI_ADDR(ANA_REGS_GLB_BASE, 0x003C)
#define ANA_REG_GLB_LDO_V_CTRL10 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0040)
#define ANA_REG_GLB_LDO_V_CTRL11 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0044)
#define ANA_REG_GLB_LDO_LP_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0048)
#define ANA_REG_GLB_DCDC_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x004C)
#define ANA_REG_GLB_DCDC_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0050)
#define ANA_REG_GLB_DCDC_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0054)
#define ANA_REG_GLB_DCDC_CTRL3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0058)
#define ANA_REG_GLB_DCDC_CTRL4 SCI_ADDR(ANA_REGS_GLB_BASE, 0x005C)
#define ANA_REG_GLB_DCDC_CTRL5 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0060)
#define ANA_REG_GLB_DCDC_CTRL6 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0064)
#define ANA_REG_GLB_DCDC_CTRL7 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0068)
#define ANA_REG_GLB_DCDC_CTRL8 SCI_ADDR(ANA_REGS_GLB_BASE, 0x006C)
#define ANA_REG_GLB_DCDC_CTRL9 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0070)
#define ANA_REG_GLB_DCDC_CTRL10 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0074)
#define ANA_REG_GLB_DCDC_CTRL11 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0078)
#define ANA_REG_GLB_DCDC_CTRL12 SCI_ADDR(ANA_REGS_GLB_BASE, 0x007C)
#define ANA_REG_GLB_DCDC_CTRL13 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0080)
#define ANA_REG_GLB_DCDC_CTRL14 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0084)
#define ANA_REG_GLB_DCDC_CTRL15 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0088)
#define ANA_REG_GLB_SLP_WAIT_DCDCARM SCI_ADDR(ANA_REGS_GLB_BASE, 0x008C)
#define ANA_REG_GLB_PWR_SLP_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0090)
#define ANA_REG_GLB_PWR_SLP_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0094)
#define ANA_REG_GLB_PWR_SLP_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0098)
#define ANA_REG_GLB_PWR_SLP_CTRL3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x009C)
#define ANA_REG_GLB_PWR_SLP_CTRL4 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A0)
#define ANA_REG_GLB_AUD_SLP_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A4)
#define ANA_REG_GLB_DCDC_SLP_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A8)
#define ANA_REG_GLB_DCDC_SLP_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00AC)
#define ANA_REG_GLB_DCDC_SLP_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B0)
#define ANA_REG_GLB_DCDC_SLP_CTRL3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B4)
#define ANA_REG_GLB_DCDC_SLP_CTRL4 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B8)
#define ANA_REG_GLB_DCDC_SLP_CTRL5 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00BC)
#define ANA_REG_GLB_PWR_SEL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C0)
#define ANA_REG_GLB_PWR_XTL_EN0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C4)
#define ANA_REG_GLB_PWR_XTL_EN1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C8)
#define ANA_REG_GLB_PWR_XTL_EN2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00CC)
#define ANA_REG_GLB_PWR_XTL_EN3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D0)
#define ANA_REG_GLB_32KLESS_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D4)
#define ANA_REG_GLB_32KLESS_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D8)
#define ANA_REG_GLB_32KLESS_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00DC)
#define ANA_REG_GLB_32KLESS_CTRL3 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00E0)
#define ANA_REG_GLB_AUXAD_CTL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00E4)
#define ANA_REG_GLB_XTL_WAIT_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00E8)
#define ANA_REG_GLB_RGB_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00EC)
#define ANA_REG_GLB_WHTLED_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F0)
#define ANA_REG_GLB_WHTLED_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0094)
#define ANA_REG_GLB_WHTLED_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0098)
#define ANA_REG_GLB_KPLED_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F4)
#define ANA_REG_GLB_VIBR_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F8)
#define ANA_REG_GLB_AUDIO_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x00FC)
#define ANA_REG_GLB_AUDIO_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0100)
#define ANA_REG_GLB_CHGR_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0104)
#define ANA_REG_GLB_CHGR_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0108)
#define ANA_REG_GLB_CHGR_CTRL2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x010C)
#define ANA_REG_GLB_CHGR_DET_FGU_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0110)
#define ANA_REG_GLB_CHGR_STATUS SCI_ADDR(ANA_REGS_GLB_BASE, 0x0114)
#define ANA_REG_GLB_MIXED_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0118)
#define ANA_REG_GLB_MIXED_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x011C)
#define ANA_REG_GLB_SWRST_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0120)
#define ANA_REG_GLB_POR_RST_MONITOR SCI_ADDR(ANA_REGS_GLB_BASE, 0x0124)
#define ANA_REG_GLB_WDG_RST_MONITOR SCI_ADDR(ANA_REGS_GLB_BASE, 0x0128)
#define ANA_REG_GLB_POR_PIN_RST_MONITOR SCI_ADDR(ANA_REGS_GLB_BASE, 0x012C)
#define ANA_REG_GLB_POR_SRC_FLAG SCI_ADDR(ANA_REGS_GLB_BASE, 0x0130)
#define ANA_REG_GLB_POR_7S_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0134)
#define ANA_REG_GLB_HWRST_RTC SCI_ADDR(ANA_REGS_GLB_BASE, 0x0138)
#define ANA_REG_GLB_CHIP_ID_LOW SCI_ADDR(ANA_REGS_GLB_BASE, 0x013C)
#define ANA_REG_GLB_CHIP_ID_HIGH SCI_ADDR(ANA_REGS_GLB_BASE, 0x0140)
#define ANA_REG_GLB_ARM_MF_REG SCI_ADDR(ANA_REGS_GLB_BASE, 0x0144)
#define ANA_REG_GLB_ARCH_EN SCI_ADDR(ANA_REGS_GLB_BASE, 0x0148)
#define ANA_REG_GLB_MCU_WR_PROT_VALUE SCI_ADDR(ANA_REGS_GLB_BASE, 0x014C)
#define ANA_REG_GLB_PWR_WR_PROT_VALUE SCI_ADDR(ANA_REGS_GLB_BASE, 0x0150)
#define ANA_REG_GLB_SMPL_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0154)
#define ANA_REG_GLB_SMPL_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0158)
#define ANA_REG_GLB_RTC_RST0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x015C)
#define ANA_REG_GLB_RTC_RST1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0160)
#define ANA_REG_GLB_RTC_RST2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0164)
#define ANA_REG_GLB_LDO_SHPT_PD1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0188)
#define ANA_REG_GLB_LDO_SHPT_PD2 SCI_ADDR(ANA_REGS_GLB_BASE, 0x018C)
#define ANA_REG_GLB_BATDET_CUR_CTRL SCI_ADDR(ANA_REGS_GLB_BASE, 0x0190)
#define ANA_REG_GLB_RTC_CLK_STOP SCI_ADDR(ANA_REGS_GLB_BASE, 0x0194)
#define ANA_REG_GLB_VBAT_DROP_CNT SCI_ADDR(ANA_REGS_GLB_BASE, 0x0198)
#define ANA_REG_GLB_DCDC_DISCHRG SCI_ADDR(ANA_REGS_GLB_BASE, 0x019C)
#define ANA_REG_GLB_DCDC_CORE_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0200)
#define ANA_REG_GLB_DCDC_ARM_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0204)
#define ANA_REG_GLB_DCDC_MEM_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0208)
#define ANA_REG_GLB_DCDC_GEN_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x020C)
#define ANA_REG_GLB_DCDC_WPA_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0210)
#define ANA_REG_GLB_DCDC_WPA_DCM_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0214)
#define ANA_REG_GLB_DCDC_CON_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x0218)
#define ANA_REG_GLB_DCDC_RF_ADI SCI_ADDR(ANA_REGS_GLB_BASE, 0x021C)
/* bits definitions for register ANA_REG_GLB_ARM_MODULE_EN */
#define BIT_ANA_IMPD_ADC_EN ( BIT(12) )
#define BIT_ANA_THM_EN ( BIT(11) )
#define BIT_ANA_BLTC_EN ( BIT(10) )
#define BIT_ANA_PINREG_EN ( BIT(9) )
#define BIT_ANA_FGU_EN ( BIT(8) )
#define BIT_ANA_EFS_EN ( BIT(7) )
#define BIT_ANA_ADC_EN ( BIT(6) )
#define BIT_ANA_HDT_EN ( BIT(5) )
#define BIT_ANA_AUD_EN ( BIT(4) )
#define BIT_ANA_EIC_EN ( BIT(3) )
#define BIT_ANA_WDG_EN ( BIT(2) )
#define BIT_ANA_RTC_EN ( BIT(1) )
#define BIT_ANA_CAL_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_ARM_CLK_EN */
#define BIT_CLK_IMPD_ADC_EN ( BIT(10) )
#define BIT_CLK_AUXAD_EN ( BIT(9) )
#define BIT_CLK_AUXADC_EN ( BIT(8) )
#define BITS_CLK_CAL_SRC_SEL(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)) )
#define BIT_CLK_CAL_EN ( BIT(5) )
#define BIT_CLK_AUD_HID_EN ( BIT(4) )
#define BIT_CLK_AUD_HBD_EN ( BIT(3) )
#define BIT_CLK_AUD_LOOP_EN ( BIT(2) )
#define BIT_CLK_AUD_6P5M_EN ( BIT(1) )
#define BIT_CLK_AUDIF_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_RTC_CLK_EN */
#define BIT_RTC_EFS_EN ( BIT(12) )
#define BIT_RTC_THMA_AUTO_EN ( BIT(11) )
#define BIT_RTC_THMA_EN ( BIT(10) )
#define BIT_RTC_THM_EN ( BIT(9) )
#define BIT_RTC_BLTC_EN ( BIT(8) )
#define BIT_RTC_FGU_EN ( BIT(7) )
#define BIT_RTC_FGUA_EN ( BIT(6) )
#define BIT_RTC_VIBR_EN ( BIT(5) )
#define BIT_RTC_AUD_EN ( BIT(4) )
#define BIT_RTC_EIC_EN ( BIT(3) )
#define BIT_RTC_WDG_EN ( BIT(2) )
#define BIT_RTC_RTC_EN ( BIT(1) )
#define BIT_RTC_ARCH_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_ARM_RST */
#define BIT_ANA_THMA_SOFT_RST ( BIT(15) )
#define BIT_ANA_THM_SOFT_RST ( BIT(14) )
#define BIT_ANA_BLTC_SOFT_RST ( BIT(13) )
#define BIT_ANA_AUD_32K_SOFT_RST ( BIT(12) )
#define BIT_ANA_AUDTX_SOFT_RST ( BIT(11) )
#define BIT_ANA_AUDRX_SOFT_RST ( BIT(10) )
#define BIT_ANA_AUD_SOFT_RST ( BIT(9) )
#define BIT_ANA_AUD_HDT_SOFT_RST ( BIT(8) )
#define BIT_ANA_EFS_SOFT_RST ( BIT(7) )
#define BIT_ANA_ADC_SOFT_RST ( BIT(6) )
#define BIT_ANA_PWM0_SOFT_RST ( BIT(5) )
#define BIT_ANA_FGU_SOFT_RST ( BIT(4) )
#define BIT_ANA_EIC_SOFT_RST ( BIT(3) )
#define BIT_ANA_WDG_SOFT_RST ( BIT(2) )
#define BIT_ANA_RTC_SOFT_RST ( BIT(1) )
#define BIT_ANA_CAL_SOFT_RST ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_LDO_DCDC_PD */
#define BIT_LDO_EMM_PD ( BIT(15) )
#define BIT_DCDC_TOPCLK6M_PD ( BIT(14) )
#define BIT_DCDC_RF_PD ( BIT(13) )
#define BIT_DCDC_GEN_PD ( BIT(12) )
#define BIT_DCDC_MEM_PD ( BIT(11) )
#define BIT_DCDC_ARM_PD ( BIT(10) )
#define BIT_DCDC_CORE_PD ( BIT(9) )
#define BIT_LDO_RF0_PD ( BIT(8) )
#define BIT_LDO_EMMCCORE_PD ( BIT(7) )
#define BIT_LDO_GEN1_PD ( BIT(6) )
#define BIT_LDO_DCXO_PD ( BIT(5) )
#define BIT_LDO_GEN0_PD ( BIT(4) )
#define BIT_LDO_VDD25_PD ( BIT(3) )
#define BIT_LDO_VDD28_PD ( BIT(2) )
#define BIT_LDO_VDD18_PD ( BIT(1) )
#define BIT_BG_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_LDO_PD_CTRL */
#define BIT_LDO_LPREF_PD_SW ( BIT(15) )
#define BIT_DCDC_WPA_PD ( BIT(14) )
#define BIT_DCDC_CON_PD ( BIT(13) )
#define BIT_LDO_WIFIPA_PD ( BIT(11) )
#define BIT_LDO_SDCORE_PD ( BIT(10) )
#define BIT_LDO_USB_PD ( BIT(8) )
#define BIT_LDO_CAMMOT_PD ( BIT(7) )
#define BIT_LDO_CAMIO_PD ( BIT(6) )
#define BIT_LDO_CAMD_PD ( BIT(5) )
#define BIT_LDO_CAMA_PD ( BIT(4) )
#define BIT_LDO_SIM2_PD ( BIT(3) )
#define BIT_LDO_SIM1_PD ( BIT(2) )
#define BIT_LDO_SIM0_PD ( BIT(1) )
#define BIT_LDO_SDIO_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL0 */
#define BITS_LDO_RF0_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_WIFIPA_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL1 */
#define BITS_LDO_CAMIO_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDO_CAMD_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL2 */
#define BITS_LDO_GEN0_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL3 */
#define BITS_LDO_GEN1_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDO_VDD28_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL4 */
#define BITS_LDO_SIM0_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_SDIO_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL5 */
#define BITS_LDO_SIM2_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_SIM1_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL6 */
#define BITS_LDO_SDCORE_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_CAMA_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL7 */
#define BITS_LDO_EMMCCORE_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_CAMMOT_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL8 */
#define BITS_LDO_DCXO_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_LDO_DCXO_LP_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL9 */
#define BITS_LDO_VDD18_V(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDO_USB_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL10 */
#define BITS_LDO_VDD25_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_LDO_V_CTRL11 */
#define BITS_VBATBK_V(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_LDOB_CAL_SEL(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)) )
#define BITS_LDOA_CAL_SEL (_x_)( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BITS_LDOD_CAL_SEL(_x_) ( (_x_) << 3 & (BIT(3)|BIT(4)) )
#define BITS_LDODCDC_CAL_SEL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )
/* bits definitions for register ANA_REG_GLB_LDO_LP_CTRL */
#define BITS_LDOB_LP_CAL(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_LDOA_LP_CAL(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_LDODCDC_LP_CAL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL0 */
#define BITS_DCDC_CORE_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_CORE_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_CORE_QKRSPS ( BIT(3) )
#define BIT_DCDC_CORE_PFM ( BIT(2) )
#define BIT_DCDC_CORE_DCM ( BIT(1) )
#define BIT_DCDC_CORE_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL1 */
#define BITS_DCDC_MEM_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_MEM_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_MEM_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_MEM_QKRSPS ( BIT(3) )
#define BIT_DCDC_MEM_PFM ( BIT(2) )
#define BIT_DCDC_MEM_DCM ( BIT(1) )
#define BIT_DCDC_MEM_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL2 */
#define BITS_DCDC_GEN_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_GEN_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_GEN_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_GEN_QKRSPS ( BIT(3) )
#define BIT_DCDC_GEN_PFM ( BIT(2) )
#define BIT_DCDC_GEN_DCM ( BIT(1) )
#define BIT_DCDC_GEN_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL3 */
#define BITS_DCDC_ARM_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_ARM_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_ARM_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_ARM_QKRSPS ( BIT(3) )
#define BIT_DCDC_ARM_PFM ( BIT(2) )
#define BIT_DCDC_ARM_DCM ( BIT(1) )
#define BIT_DCDC_ARM_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL4 */
#define BITS_DCDC_WPA_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_WPA_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_WPA_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_WPA_QKRSPS ( BIT(3) )
#define BIT_DCDC_WPA_PFM ( BIT(2) )
#define BIT_DCDC_WPA_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL5 */
#define BITS_DCDC_RF_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_RF_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_RF_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_RF_QKRSPS ( BIT(3) )
#define BIT_DCDC_RF_PFM ( BIT(2) )
#define BIT_DCDC_RF_DCM ( BIT(1) )
#define BIT_DCDC_RF_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL6 */
#define BITS_DCDC_CON_DEADTIME(_x_) ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_DCDC_CON_STBOP(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_DCDC_CON_PDRSLOW(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_DCDC_CON_QKRSPS ( BIT(3) )
#define BIT_DCDC_CON_PFM ( BIT(2) )
#define BIT_DCDC_CON_DCM ( BIT(1) )
#define BIT_DCDC_CON_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL7 */
#define BITS_DCDC_MEM_CF(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_DCDC_MEM_PFMAD(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BITS_DCDC_MEM_CL_CTRL(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)) )
#define BIT_DCDC_CORE_DUALSEL ( BIT(7) )
#define BIT_DCDC_CORE_MERGEEN ( BIT(6) )
#define BITS_DCDC_CORE_CF(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_DCDC_CORE_PFMAD(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DCDC_CORE_CL_CTRL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL8 */
#define BIT_DCDC_ARM_DUALSEL ( BIT(15) )
#define BIT_DCDC_ARM_MERGEEN ( BIT(14) )
#define BITS_DCDC_ARM_CF(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_DCDC_ARM_PFMAD(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BITS_DCDC_ARM_CL_CTRL(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)) )
#define BITS_DCDC_GEN_CF(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_DCDC_GEN_PFMAD(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DCDC_GEN_CL_CTRL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL9 */
#define BIT_DCDC_CON_MERGEEN ( BIT(14) )
#define BITS_DCDC_CON_CF(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_DCDC_CON_PFMAD(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BITS_DCDC_CON_CL_CTRL(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)) )
#define BIT_DCDC_RF_MERGEEN ( BIT(6) )
#define BITS_DCDC_RF_CF(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_DCDC_RF_PFMAD(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DCDC_RF_CL_CTRL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL10 */
#define BIT_DCDC_WPA_BPOUT_SOFTW ( BIT(15) )
#define BITS_DCDC_WPA_VBAT_DIV(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_DCDC_WPA_BPEN ( BIT(11) )
#define BIT_DCDC_WPA_BPMODE ( BIT(10) )
#define BIT_DCDC_WPA_DEGEN ( BIT(9) )
#define BIT_DCDC_WPA_APTEN ( BIT(8) )
#define BITS_DCDC_WPA_DEBC_SEL(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)) )
#define BITS_DCDC_WPA_CF(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_DCDC_WPA_PFMAD(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DCDC_WPA_CL_CTRL(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL11 */
#define BIT_DCDC_3MCLKCAL_EN ( BIT(13) )
#define BIT_DCDC_2MCLKCAL_EN ( BIT(12) )
#define BITS_DCDC_6MFRECAL_SW(_x_) ( (_x_) << 7 & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_DCDC_4MFRECAL_SW(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_DCDC_CLK_SP_SEL ( BIT(1) )
#define BIT_DCDC_CLK_SP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL12 */
#define BIT_DCDC_CORE_OSCSYCEN_SW ( BIT(15) )
#define BIT_DCDC_CORE_OSCSYCEN_HW_EN ( BIT(14) )
#define BIT_DCDC_CORE_OSCSYC_DIV_EN ( BIT(13) )
#define BITS_DCDC_CORE_OSCSYC_DIV(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_ARM_OSCSYCEN_SW ( BIT(7) )
#define BIT_DCDC_ARM_OSCSYCEN_HW_EN ( BIT(6) )
#define BIT_DCDC_ARM_OSCSYC_DIV_EN ( BIT(5) )
#define BITS_DCDC_ARM_OSCSYC_DIV(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL13 */
#define BIT_DCDC_MEM_OSCSYCEN_SW ( BIT(15) )
#define BIT_DCDC_MEM_OSCSYCEN_HW_EN ( BIT(14) )
#define BIT_DCDC_MEM_OSCSYC_DIV_EN ( BIT(13) )
#define BITS_DCDC_MEM_OSCSYC_DIV(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_GEN_OSCSYCEN_SW ( BIT(7) )
#define BIT_DCDC_GEN_OSCSYCEN_HW_EN ( BIT(6) )
#define BIT_DCDC_GEN_OSCSYC_DIV_EN ( BIT(5) )
#define BITS_DCDC_GEN_OSCSYC_DIV(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL14 */
#define BIT_DCDC_WPA_OSCSYCEN_SW ( BIT(15) )
#define BIT_DCDC_WPA_OSCSYCEN_HW_EN ( BIT(14) )
#define BIT_DCDC_WPA_OSCSYC_DIV_EN ( BIT(13) )
#define BITS_DCDC_WPA_OSCSYC_DIV(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_RF_OSCSYCEN_SW ( BIT(7) )
#define BIT_DCDC_RF_OSCSYCEN_HW_EN ( BIT(6) )
#define BIT_DCDC_RF_OSCSYC_DIV_EN ( BIT(5) )
#define BITS_DCDC_RF_OSCSYC_DIV(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CTRL15 */
#define BITS_DCDC_CAL_SEL(_x_) ( (_x_) << 13 & (BIT(13)|BIT(14)|BIT(15)) )
#define BIT_DCDC_CON_OSCSYCEN_SW ( BIT(7) )
#define BIT_DCDC_CON_OSCSYCEN_HW_EN ( BIT(6) )
#define BIT_DCDC_CON_OSCSYC_DIV_EN ( BIT(5) )
#define BITS_DCDC_CON_OSCSYC_DIV(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_SLP_WAIT_DCDCARM */
#define BITS_SLP_IN_WAIT_DCDCARM(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SLP_OUT_WAIT_DCDCARM(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_PWR_SLP_CTRL0 */
#define BIT_SLP_IO_EN ( BIT(15) )
#define BIT_SLP_DCDCRF_PD_EN ( BIT(13) )
#define BIT_SLP_DCDCCON_PD_EN ( BIT(12) )
#define BIT_SLP_DCDCGEN_PD_EN ( BIT(11) )
#define BIT_SLP_DCDCWPA_PD_EN ( BIT(10) )
#define BIT_SLP_DCDCARM_PD_EN ( BIT(9) )
#define BIT_SLP_LDOVDD25_PD_EN ( BIT(8) )
#define BIT_SLP_LDORF0_PD_EN ( BIT(7) )
#define BIT_SLP_LDOEMMCCORE_PD_EN ( BIT(6) )
#define BIT_SLP_LDOGEN0_PD_EN ( BIT(5) )
#define BIT_SLP_LDODCXO_PD_EN ( BIT(4) )
#define BIT_SLP_LDOGEN1_PD_EN ( BIT(3) )
#define BIT_SLP_LDOWIFIPA_PD_EN ( BIT(2) )
#define BIT_SLP_LDOVDD28_PD_EN ( BIT(1) )
#define BIT_SLP_LDOVDD18_PD_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_SLP_CTRL1 */
#define BIT_SLP_LDO_PD_EN ( BIT(15) )
#define BIT_SLP_LDOLPREF_PD_EN ( BIT(14) )
#define BIT_SLP_LDOSDCORE_PD_EN ( BIT(9) )
#define BIT_SLP_LDOUSB_PD_EN ( BIT(8) )
#define BIT_SLP_LDOCAMMOT_PD_EN ( BIT(7) )
#define BIT_SLP_LDOCAMIO_PD_EN ( BIT(6) )
#define BIT_SLP_LDOCAMD_PD_EN ( BIT(5) )
#define BIT_SLP_LDOCAMA_PD_EN ( BIT(4) )
#define BIT_SLP_LDOSIM2_PD_EN ( BIT(3) )
#define BIT_SLP_LDOSIM1_PD_EN ( BIT(2) )
#define BIT_SLP_LDOSIM0_PD_EN ( BIT(1) )
#define BIT_SLP_LDOSDIO_PD_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_SLP_CTRL2 */
#define BIT_SLP_DCDCRF_LP_EN ( BIT(14) )
#define BIT_SLP_DCDCCON_LP_EN ( BIT(13) )
#define BIT_SLP_DCDCCORE_LP_EN ( BIT(12) )
#define BIT_SLP_DCDCMEM_LP_EN ( BIT(11) )
#define BIT_SLP_DCDCARM_LP_EN ( BIT(10) )
#define BIT_SLP_DCDCGEN_LP_EN ( BIT(9) )
#define BIT_SLP_DCDCWPA_LP_EN ( BIT(8) )
#define BIT_SLP_LDORF0_LP_EN ( BIT(7) )
#define BIT_SLP_LDOEMMCCORE_LP_EN ( BIT(6) )
#define BIT_SLP_LDOGEN0_LP_EN ( BIT(5) )
#define BIT_SLP_LDODCXO_LP_EN ( BIT(4) )
#define BIT_SLP_LDOGEN1_LP_EN ( BIT(3) )
#define BIT_SLP_LDOWIFIPA_LP_EN ( BIT(2) )
#define BIT_SLP_LDOVDD28_LP_EN ( BIT(1) )
#define BIT_SLP_LDOVDD18_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_SLP_CTRL3 */
#define BIT_SLP_BG_LP_EN ( BIT(15) )
#define BIT_LDOVDD25_LP_EN_SW ( BIT(14) )
#define BIT_LDOSDCORE_LP_EN_SW ( BIT(13) )
#define BIT_LDOUSB_LP_EN_SW ( BIT(12) )
#define BIT_SLP_LDOVDD25_LP_EN ( BIT(10) )
#define BIT_SLP_LDOSDCORE_LP_EN ( BIT(9) )
#define BIT_SLP_LDOUSB_LP_EN ( BIT(8) )
#define BIT_SLP_LDOCAMMOT_LP_EN ( BIT(7) )
#define BIT_SLP_LDOCAMIO_LP_EN ( BIT(6) )
#define BIT_SLP_LDOCAMD_LP_EN ( BIT(5) )
#define BIT_SLP_LDOCAMA_LP_EN ( BIT(4) )
#define BIT_SLP_LDOSIM2_LP_EN ( BIT(3) )
#define BIT_SLP_LDOSIM1_LP_EN ( BIT(2) )
#define BIT_SLP_LDOSIM0_LP_EN ( BIT(1) )
#define BIT_SLP_LDOSDIO_LP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_SLP_CTRL4 */
#define BIT_LDOCAMIO_LP_EN_SW ( BIT(15) )
#define BIT_LDOCAMMOT_LP_EN_SW ( BIT(14) )
#define BIT_LDOCAMD_LP_EN_SW ( BIT(13) )
#define BIT_LDOCAMA_LP_EN_SW ( BIT(12) )
#define BIT_LDOSIM2_LP_EN_SW ( BIT(11) )
#define BIT_LDOSIM1_LP_EN_SW ( BIT(10) )
#define BIT_LDOSIM0_LP_EN_SW ( BIT(9) )
#define BIT_LDOSDIO_LP_EN_SW ( BIT(8) )
#define BIT_LDORF0_LP_EN_SW ( BIT(7) )
#define BIT_LDOEMMCCORE_LP_EN_SW ( BIT(6) )
#define BIT_LDOGEN0_LP_EN_SW ( BIT(5) )
#define BIT_LDODCXO_LP_EN_SW ( BIT(4) )
#define BIT_LDOGEN1_LP_EN_SW ( BIT(3) )
#define BIT_LDOWIFIPA_LP_EN_SW ( BIT(2) )
#define BIT_LDOVDD28_LP_EN_SW ( BIT(1) )
#define BIT_LDOVDD18_LP_EN_SW ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_AUD_SLP_CTRL */
#define BIT_SLP_AUD_PMUR1_PD_EN ( BIT(14) )
#define BIT_SLP_AUD_PA_SW_PD_EN ( BIT(13) )
#define BIT_SLP_AUD_PA_LDO_PD_EN ( BIT(12) )
#define BIT_SLP_AUD_PA_PD_EN ( BIT(11) )
#define BIT_SLP_AUD_OVP_PD_PD_EN ( BIT(10) )
#define BIT_SLP_AUD_OVP_LDO_PD_EN ( BIT(9) )
#define BIT_SLP_AUD_LDOCG_PD_PD_EN ( BIT(8) )
#define BIT_SLP_AUD_VB_PD_EN ( BIT(7) )
#define BIT_SLP_AUD_VBO_PD_EN ( BIT(6) )
#define BIT_SLP_AUD_HEADMICBIAS_PD_EN ( BIT(5) )
#define BIT_SLP_AUD_HEADMIC_SLEEP_PD_EN ( BIT(4) )
#define BIT_SLP_AUD_PLGPD_PD_EN ( BIT(3) )
#define BIT_SLP_AUD_VB_NLEAK_PD ( BIT(2) )
#define BITS_SLP_AUD_PMUR0_PD_EN(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL0 */
#define BITS_SLP_DCDCCORE_VOL_DROP_CNT(_x_)( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PWR_OFF_SEQ_EN ( BIT(2) )
#define BIT_DCDC_CORE_SLP_OUT_STEP_EN ( BIT(1) )
#define BIT_DCDC_CORE_SLP_IN_STEP_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL1 */
#define BITS_DCDC_CORE_CAL_DS_SW(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CTRL_DS_SW(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL2 */
#define BITS_DCDC_CORE_CTRL_SLP_STEP3(_x_)( (_x_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_DCDC_CORE_CTRL_SLP_STEP2(_x_)( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CTRL_SLP_STEP1(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL3 */
#define BITS_DCDC_CORE_CTRL_SLP_STEP5(_x_)( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CTRL_SLP_STEP4(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL4 */
#define BITS_DCDC_CORE_CAL_SLP_STEP3(_x_)( (_x_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_DCDC_CORE_CAL_SLP_STEP2(_x_)( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CAL_SLP_STEP1(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_SLP_CTRL5 */
#define BITS_DCDC_CORE_CAL_SLP_STEP5(_x_)( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CAL_SLP_STEP4(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_PWR_SEL */
#define BIT_LDO_GEN0_SW_SEL ( BIT(13) )
#define BIT_LDO_GEN1_SW_SEL ( BIT(12) )
#define BIT_LDO_RF0_SW_SEL ( BIT(11) )
#define BIT_LDO_VDD18_SW_SEL ( BIT(10) )
#define BIT_LDO_VDD28_SW_SEL ( BIT(9) )
#define BIT_LDO_DCXO_SW_SEL ( BIT(8) )
#define BIT_LDO_EMMCCORE_SW_SEL ( BIT(7) )
#define BIT_LDO_VDD25_SW_SEL ( BIT(6) )
#define BIT_DCDC_RF_SW_SEL ( BIT(5) )
#define BIT_DCDC_GEN_SW_SEL ( BIT(4) )
#define BIT_DCDC_MEM_SW_SEL ( BIT(3) )
#define BIT_DCDC_ARM_SW_SEL ( BIT(2) )
#define BIT_DCDC_CORE_SLP_SW_SEL ( BIT(1) )
#define BIT_DCDC_CORE_NOR_SW_SEL ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_XTL_EN0 */
#define BIT_LDO_XTL_EN ( BIT(15) )
#define BIT_LDO_GEN0_EXT_XTL0_EN ( BIT(14) )
#define BIT_LDO_GEN0_XTL1_EN ( BIT(13) )
#define BIT_LDO_GEN0_XTL0_EN ( BIT(12) )
#define BIT_LDO_GEN1_EXT_XTL0_EN ( BIT(11) )
#define BIT_LDO_GEN1_XTL1_EN ( BIT(10) )
#define BIT_LDO_GEN1_XTL0_EN ( BIT(9) )
#define BIT_LDO_DCXO_EXT_XTL0_EN ( BIT(8) )
#define BIT_LDO_DCXO_XTL1_EN ( BIT(7) )
#define BIT_LDO_DCXO_XTL0_EN ( BIT(6) )
#define BIT_LDO_VDD18_EXT_XTL0_EN ( BIT(5) )
#define BIT_LDO_VDD18_XTL1_EN ( BIT(4) )
#define BIT_LDO_VDD18_XTL0_EN ( BIT(3) )
#define BIT_LDO_VDD28_EXT_XTL0_EN ( BIT(2) )
#define BIT_LDO_VDD28_XTL1_EN ( BIT(1) )
#define BIT_LDO_VDD28_XTL0_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_XTL_EN1 */
#define BIT_LDO_RF0_EXT_XTL0_EN ( BIT(14) )
#define BIT_LDO_RF0_XTL1_EN ( BIT(13) )
#define BIT_LDO_RF0_XTL0_EN ( BIT(12) )
#define BIT_LDO_WIFIPA_EXT_XTL0_EN ( BIT(11) )
#define BIT_LDO_WIFIPA_XTL1_EN ( BIT(10) )
#define BIT_LDO_WIFIPA_XTL0_EN ( BIT(9) )
#define BIT_LDO_SIM2_EXT_XTL0_EN ( BIT(8) )
#define BIT_LDO_SIM2_XTL1_EN ( BIT(7) )
#define BIT_LDO_SIM2_XTL0_EN ( BIT(6) )
#define BIT_LDO_SIM1_EXT_XTL0_EN ( BIT(5) )
#define BIT_LDO_SIM1_XTL1_EN ( BIT(4) )
#define BIT_LDO_SIM1_XTL0_EN ( BIT(3) )
#define BIT_LDO_SIM0_EXT_XTL0_EN ( BIT(2) )
#define BIT_LDO_SIM0_XTL1_EN ( BIT(1) )
#define BIT_LDO_SIM0_XTL0_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_XTL_EN2 */
#define BIT_LDO_VDD25_EXT_XTL0_EN ( BIT(11) )
#define BIT_LDO_VDD25_XTL1_EN ( BIT(10) )
#define BIT_LDO_VDD25_XTL0_EN ( BIT(9) )
#define BIT_DCDC_RF_EXT_XTL0_EN ( BIT(8) )
#define BIT_DCDC_RF_XTL1_EN ( BIT(7) )
#define BIT_DCDC_RF_XTL0_EN ( BIT(6) )
#define BIT_XO_EXT_XTL0_EN ( BIT(5) )
#define BIT_XO_XTL1_EN ( BIT(4) )
#define BIT_XO_XTL0_EN ( BIT(3) )
#define BIT_BG_EXT_XTL0_EN ( BIT(2) )
#define BIT_BG_XTL1_EN ( BIT(1) )
#define BIT_BG_XTL0_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_PWR_XTL_EN3 */
#define BIT_DCDC_CON_EXT_XTL0_EN ( BIT(14) )
#define BIT_DCDC_CON_XTL1_EN ( BIT(13) )
#define BIT_DCDC_CON_XTL0_EN ( BIT(12) )
#define BIT_DCDC_WPA_EXT_XTL0_EN ( BIT(11) )
#define BIT_DCDC_WPA_XTL1_EN ( BIT(10) )
#define BIT_DCDC_WPA_XTL0_EN ( BIT(9) )
#define BIT_DCDC_MEM_EXT_XTL0_EN ( BIT(8) )
#define BIT_DCDC_MEM_XTL1_EN ( BIT(7) )
#define BIT_DCDC_MEM_XTL0_EN ( BIT(6) )
#define BIT_DCDC_GEN_EXT_XTL0_EN ( BIT(5) )
#define BIT_DCDC_GEN_XTL1_EN ( BIT(4) )
#define BIT_DCDC_GEN_XTL0_EN ( BIT(3) )
#define BIT_DCDC_CORE_EXT_XTL0_EN ( BIT(2) )
#define BIT_DCDC_CORE_XTL1_EN ( BIT(1) )
#define BIT_DCDC_CORE_XTL0_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_32KLESS_CTRL0 */
#define BIT_RC_MODE_WR_ACK_FLAG ( BIT(14) )
#define BIT_XO_LOW_CUR_FLAG ( BIT(13) )
#define BIT_XO_LOW_CUR_FRC_RTCSET ( BIT(12) )
#define BIT_XO_LOW_CUR_FRC_RTCCLR ( BIT(11) )
#define BIT_RC_MODE_WR_ACK_FLAG_CLR ( BIT(10) )
#define BIT_XO_LOW_CUR_FLAG_CLR ( BIT(9) )
#define BIT_XO_LOW_CUR_CNT_CLR ( BIT(8) )
#define BIT_LDO_DCXO_LP_PD_RTCSET ( BIT(7) )
#define BIT_LDO_DCXO_LP_PD_RTCCLR ( BIT(6) )
#define BIT_SLP_XO_LOW_CUR_EN ( BIT(5) )
#define BIT_XO_LOW_CUR_EN ( BIT(3) )
#define BIT_EXT_32K_PD ( BIT(2) )
#define BIT_RC_32K_SEL ( BIT(1) )
#define BIT_RC_32K_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_32KLESS_CTRL1 */
#define BITS_RC_MODE(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_32KLESS_CTRL2 */
#define BITS_XO_LOW_CUR_CNT_LOW(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_32KLESS_CTRL3 */
#define BITS_XO_LOW_CUR_CNT_HIGH(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_AUXAD_CTL */
#define BIT_AUXAD_CURRENTSEN_EN ( BIT(6) )
#define BIT_AUXAD_CURRENTSEL ( BIT(5) )
#define BITS_AUXAD_CURRENT_IBS(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_XTL_WAIT_CTRL */
#define BIT_SLP_XTLBUF_PD_EN ( BIT(9) )
#define BIT_XTL_EN ( BIT(8) )
#define BITS_XTL_WAIT(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_RGB_CTRL */
#define BIT_RTC_PWM0_EN ( BIT(15) )
#define BIT_PWM0_EN ( BIT(14) )
#define BIT_IB_REX_EN ( BIT(12) )
#define BIT_IB_TRIM_EM_SEL ( BIT(11) )
#define BITS_RGB_V(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_SLP_RGB_PD_EN ( BIT(2) )
#define BIT_RGB_PD_HW_EN ( BIT(1) )
#define BIT_RGB_PD_SW ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_WHTLED_CTRL */
#define BITS_IB_TRIM(_x_) ( (_x_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_WHTLED_SERIES_EN ( BIT(8) )
#define BIT_WHTLED_PD_SEL ( BIT(7) )
#define BIT_WHTLED_BOOST_EN ( BIT(8) )
#define BITS_WHTLED_V(_x_) ( (_x_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
#define BIT_WHTLED_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_KPLED_CTRL */
#define BITS_KPLED_V(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_KPLED_PD ( BIT(11) )
#define BIT_KPLED_PULLDOWN_EN ( BIT(10) )
#define BIT_SLP_LDOKPLED_PD_EN ( BIT(9) )
#define BIT_LDO_KPLED_PD ( BIT(8) )
#define BITS_LDO_KPLED_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_VIBR_CTRL0 */
#define BITS_CUR_DRV_CAL_SEL(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BIT_VIBR_PULLDOWN_EN ( BIT(11) )
#define BIT_VIBR_PULLUP_EN ( BIT(10) )
#define BIT_SLP_LDOVIBR_PD_EN ( BIT(9) )
#define BIT_LDO_VIBR_PD ( BIT(8) )
#define BITS_LDO_VIBR_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_AUDIO_CTRL0 */
#define BIT_AUD_SLP_APP_RST_EN ( BIT(15) )
#define BITS_CLK_AUD_HBD_DIV(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_CLK_AUD_LOOP_INV_EN ( BIT(4) )
#define BIT_CLK_AUDIF_TX_INV_EN ( BIT(3) )
#define BIT_CLK_AUDIF_RX_INV_EN ( BIT(2) )
#define BIT_CLK_AUD_6P5M_TX_INV_EN ( BIT(1) )
#define BIT_CLK_AUD_6P5M_RX_INV_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_AUDIO_CTRL1 */
#define BIT_IMPD_ADC_SOFT_RST ( BIT(7) )
#define BIT_HEAD_INSERT_EIC_EN ( BIT(6) )
#define BIT_AUDIO_CHP_CLK_DIV_EN ( BIT(5) )
#define BITS_AUDIO_CHP_CLK_DIV(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_CHGR_CTRL0 */
#define BIT_CHGLDO_DIS ( BIT(15) )
#define BITS_CHGR_CV_V(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_CHGR_END_V(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BIT_CHGR_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_CHGR_CTRL1 */
#define BITS_CHGR_CC_I(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_VBAT_OVP_V(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_VCHG_OVP_V(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
/* bits definitions for register ANA_REG_GLB_CHGR_CTRL2 */
#define BIT_CHGR_INT_EN ( BIT(15) )
#define BIT_CHGR_DRV ( BIT(7) )
#define BIT_CHGR_OSC ( BIT(6) )
#define BITS_CHGR_DPM(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_CHGR_ITERM(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BIT_CHGR_CC_EN ( BIT(1) )
#define BIT_RECHG ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_CHGR_DET_FGU_CTRL */
#define BIT_FGUA_SOFT_RST ( BIT(13) )
#define BIT_LDO_FGU_PD ( BIT(12) )
#define BIT_SD_CHOP_CAP_EN ( BIT(8) )
#define BITS_SD_CLK_P(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)) )
#define BIT_SD_DCOFFSET_EN ( BIT(5) )
#define BIT_SD_CHOP_EN ( BIT(4) )
#define BIT_DP_DM_AUX_EN ( BIT(1) )
#define BIT_DP_DM_SW_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_CHGR_STATUS */
#define BIT_CHG_DET_DONE ( BIT(11) )
#define BIT_DP_LOW ( BIT(10) )
#define BIT_DCP_DET ( BIT(9) )
#define BIT_CHG_DET ( BIT(8) )
#define BIT_SDP_INT ( BIT(7) )
#define BIT_DCP_INT ( BIT(6) )
#define BIT_CDP_INT ( BIT(5) )
#define BIT_CHGR_CV_STATUS ( BIT(4) )
#define BIT_CHGR_ON ( BIT(3) )
#define BIT_CHGR_INT ( BIT(2) )
#define BIT_VBAT_OVI ( BIT(1) )
#define BIT_VCHG_OVI ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_MIXED_CTRL0 */
#define BIT_PTEST_PD_RTCSET ( BIT(15) )
#define BIT_DCDC_V_CTRL_MODE ( BIT(14) )
#define BIT_LDO_RAMP_EN ( BIT(13) )
#define BIT_BG_LP_EN ( BIT(12) )
#define BITS_VBAT_CRASH_V(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BIT_OVLO_EN ( BIT(9) )
#define BITS_OVLO_CAL(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BITS_OVLO_V(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_OVLO_T(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_MIXED_CTRL1 */
#define BITS_XOSC32K_CTL(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_BATON_T(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BIT_BATDET_LDO_SEL ( BIT(9) )
#define BIT_THM_CHIP_PD_FLAG ( BIT(8) )
#define BIT_THM_CHIP_PD_FLAG_CLR ( BIT(7) )
#define BITS_THM_CAL_SEL(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)) )
#define BIT_THM_AUTO_PD_EN ( BIT(4) )
#define BIT_ALL_GPI_DEB ( BIT(3) )
#define BIT_GPI_DEBUG_EN ( BIT(2) )
#define BIT_ALL_INT_DEB ( BIT(1) )
#define BIT_INT_DEBUG_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_SWRST_CTRL */
#define BIT_POR_RTC_PD ( BIT(15) )
#define BITS_POR_RTC_I(_x_) ( (_x_) << 13 & (BIT(13)|BIT(14)) )
#define BIT_SW_RST_GEN1_PD_EN ( BIT(12) )
#define BIT_SW_RST_GEN0_PD_EN ( BIT(11) )
#define BIT_EXT_RSTN_PD_EN ( BIT(10) )
#define BIT_PB_7S_RST_PD_EN ( BIT(9) )
#define BIT_SW_RST_EMMCCORE_PD_EN ( BIT(8) )
#define BIT_KEY2_7S_RST_EN ( BIT(7) )
#define BIT_WDG_RST_PD_EN ( BIT(6) )
#define BITS_SW_RST_PD_THRESHOLD(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register ANA_REG_GLB_POR_RST_MONITOR */
#define BITS_POR_RST_MONITOR(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_WDG_RST_MONITOR */
#define BITS_WDG_RST_MONITOR(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_POR_PIN_RST_MONITOR */
#define BITS_POR_PIN_RST_MONITOR(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_POR_SRC_FLAG */
#define BIT_POR_SW_FORCE_ON ( BIT(15) )
#define BITS_POR_SRC_FLAG(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
/* bits definitions for register ANA_REG_GLB_POR_7S_CTRL */
#define BIT_PBINT_7S_FLAG_CLR ( BIT(15) )
#define BIT_EXT_RSTN_FLAG_CLR ( BIT(14) )
#define BIT_CHGR_INT_FLAG_CLR ( BIT(13) )
#define BIT_PBINT2_FLAG_CLR ( BIT(12) )
#define BIT_PBINT_FLAG_CLR ( BIT(11) )
#define BIT_PBINT_7S_RST_SWMODE ( BIT(8) )
#define BITS_PBINT_7S_RST_THRESHOLD(_x_)( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PBINT_7S_AUTO_ON_EN ( BIT(2) )
#define BIT_PBINT_7S_RST_DISABLE ( BIT(1) )
#define BIT_PBINT_7S_RST_MODE ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_HWRST_RTC */
#define BITS_HWRST_RTC_REG_STS(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_HWRST_RTC_REG_SET(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
/* bits definitions for register ANA_REG_GLB_CHIP_ID_LOW */
#define BITS_CHIP_ID_LOW(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_CHIP_ID_HIGH */
#define BITS_CHIP_ID_HIGH(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_ARM_MF_REG */
#define BITS_ARM_MF_REG(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_ARCH_EN */
#define BIT_ARCH_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_MCU_WR_PROT_VALUE */
#define BIT_MCU_WR_PROT ( BIT(15) )
#define BITS_MCU_WR_PROT_VALUE(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
/* bits definitions for register ANA_REG_GLB_PWR_WR_PROT_VALUE */
#define BIT_PWR_WR_PROT ( BIT(15) )
#define BITS_PWR_WR_PROT_VALUE(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
/* bits definitions for register ANA_REG_GLB_SMPL_CTRL0 */
#define BITS_SMPL_MODE(_x_) ( (_x_) << 0 )
/* bits definitions for register ANA_REG_GLB_SMPL_CTRL1 */
#define BIT_SMPL_PWR_ON_FLAG ( BIT(15) )
#define BIT_SMPL_MODE_WR_ACK_FLAG ( BIT(14) )
#define BIT_SMPL_PWR_ON_FLAG_CLR ( BIT(13) )
#define BIT_SMPL_MODE_WR_ACK_FLAG_CLR ( BIT(12) )
#define BIT_SMPL_PWR_ON_SET ( BIT(11) )
#define BIT_SMPL_EN ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_RTC_RST0 */
#define BITS_RTC_CLK_FLAG_SET(_x_) ( (_x_) << 15 & (BIT(15)) )
/* bits definitions for register ANA_REG_GLB_RTC_RST1 */
#define BITS_RTC_CLK_FLAG_CLR(_x_) ( (_x_) << 15 & (BIT(15)) )
/* bits definitions for register ANA_REG_GLB_RTC_RST2 */
#define BITS_RTC_CLK_FLAG_RTC(_x_) ( (_x_) << 15 & (BIT(15)) )
/* bits definitions for register ANA_REG_GLB_LDO_SHPT_PD1 */
#define BIT_LDO_USB_SHPT_PD ( BIT(12) )
#define BIT_LDO_DCXO_SHPT_PD ( BIT(11) )
#define BIT_LDO_WIFIPA_SHPT_PD ( BIT(10) )
#define BIT_LDO_VDD25_SHPT_PD ( BIT(9) )
#define BIT_LDO_VDD28_SHPT_PD ( BIT(8) )
#define BIT_LDO_SDIO_SHPT_PD ( BIT(7) )
#define BIT_LDO_SDCORE_SHPT_PD ( BIT(6) )
#define BIT_LDO_EMMCCORE_SHPT_PD ( BIT(5) )
#define BIT_LDO_SIM2_SHPT_PD ( BIT(4) )
#define BIT_LDO_SIM1_SHPT_PD ( BIT(3) )
#define BIT_LDO_SIM0_SHPT_PD ( BIT(2) )
#define BIT_LDO_CAMMOT_SHPT_PD ( BIT(1) )
#define BIT_LDO_CAMA_SHPT_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_LDO_SHPT_PD2 */
#define BIT_LDO_RF0_SHPT_PD ( BIT(7) )
#define BIT_LDO_GEN1_SHPT_PD ( BIT(6) )
#define BIT_LDO_GEN0_SHPT_PD ( BIT(5) )
#define BIT_LDO_CAMD_SHPT_PD ( BIT(4) )
#define BIT_LDO_VDD18_SHPT_PD ( BIT(3) )
#define BIT_LDO_CAMIO_SHPT_PD ( BIT(2) )
#define BIT_LDO_KPLED_SHPT_PD ( BIT(1) )
#define BIT_LDO_VIBR_SHPT_PD ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_BATDET_CUR_CTRL */
#define BIT_BATDET_CUR_EN ( BIT(4) )
#define BITS_BATDET_CUR_I(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
/* bits definitions for register ANA_REG_GLB_RTC_CLK_STOP */
#define BIT_RTC_CLK_STOP_FLAG ( BIT(7) )
#define BITS_RTC_CLK_STOP_THRESHOLD(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
/* bits definitions for register ANA_REG_GLB_VBAT_DROP_CNT */
#define BITS_VBAT_DROP_CNT(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
/* bits definitions for register ANA_REG_GLB_DCDC_DISCHRG */
#define BITS_DCDC_ARM_DISCHRG(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)) )
#define BITS_DCDC_CORE_DISCHRG(_x_) ( (_x_) << 10 & (BIT(10)|BIT(11)) )
#define BITS_DCDC_MEM_DISCHRG(_x_) ( (_x_) << 8 & (BIT(8)|BIT(9)) )
#define BITS_DCDC_GEN_DISCHRG(_x_) ( (_x_) << 6 & (BIT(6)|BIT(7)) )
#define BITS_DCDC_RF_DISCHRG(_x_) ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_DCDC_CON_DISCHRG(_x_) ( (_x_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_DCDC_WPA_DISCHRG(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)) )
/* bits definitions for register ANA_REG_GLB_DCDC_CORE_ADI */
#define BITS_DCDC_CORE_CTL_SW_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CAL_SW_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_ARM_ADI */
#define BITS_DCDC_ARM_CTL_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_ARM_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_MEM_ADI */
#define BITS_DCDC_MEM_CTRL_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_MEM_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_GEN_ADI */
#define BITS_DCDC_GEN_CTRL_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_GEN_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_WPA_ADI */
#define BITS_DCDC_WPA_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )
/* bits definitions for register ANA_REG_GLB_DCDC_WPA_DCM_ADI */
#define BIT_DCDC_WPA_DCM_ADI ( BIT(0) )
/* bits definitions for register ANA_REG_GLB_DCDC_CON_ADI */
#define BITS_DCDC_CON_CTRL_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CON_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* bits definitions for register ANA_REG_GLB_DCDC_RF_ADI */
#define BITS_DCDC_RF_CTRL_ADI(_x_) ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_RF_CAL_ADI(_x_) ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
/* vars definitions for controller ANA_REGS_GLB */
#endif /* __ANA_REGS_GLB_H__ */
|
