1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
#ifndef __ELAN_EPL6800__
#define __ELAN_EPL6800__
#define ELAN_LS_2182 "elan-epl2182"
#define ELAN_LS_6801 "elan-epl6801"
#define ELAN_LS_6802 "elan-epl6802"
#define ELAN_LS_6803 "elan-epl6803"
#define ELAN_LS_6804 "elan-epl6804"
#define ELAN_LS_6814 "elan-epl6814"
#define ELAN_LS_6881 "elan-epl6881"
#define ELAN_LS_8852 "elan-epl8852"
#define ELAN_IOCTL_MAGIC 0x1C
#define ELAN_EPL6801_IOCTL_GET_PFLAG _IOR(ELAN_IOCTL_MAGIC, 1, int)
#define ELAN_EPL6801_IOCTL_GET_LFLAG _IOR(ELAN_IOCTL_MAGIC, 2, int)
#define ELAN_EPL6801_IOCTL_ENABLE_PFLAG _IOW(ELAN_IOCTL_MAGIC, 3, int)
#define ELAN_EPL6801_IOCTL_ENABLE_LFLAG _IOW(ELAN_IOCTL_MAGIC, 4, int)
#define ELAN_EPL6801_IOCTL_GETDATA _IOR(ELAN_IOCTL_MAGIC, 5, unsigned char)
#define ELAN_EPL6801_IOCTL_GET_CHIPINFO _IOR(ELAN_IOCTL_MAGIC, 6, char)
#define ELAN_EPL6800_IOCTL_GET_PFLAG _IOR(ELAN_IOCTL_MAGIC, 1, int)
#define ELAN_EPL6800_IOCTL_GET_LFLAG _IOR(ELAN_IOCTL_MAGIC, 2, int)
#define ELAN_EPL6800_IOCTL_ENABLE_PFLAG _IOW(ELAN_IOCTL_MAGIC, 3, int)
#define ELAN_EPL6800_IOCTL_ENABLE_LFLAG _IOW(ELAN_IOCTL_MAGIC, 4, int)
#define ELAN_EPL6800_IOCTL_GETDATA _IOR(ELAN_IOCTL_MAGIC, 5, unsigned char)
#define ELAN_EPL6800_IOCTL_GET_CHIPINFO _IOR(ELAN_IOCTL_MAGIC, 6, char)
/*for epl6801 command */
#define REG_0 0X00
#define REG_1 0X01
#define REG_2 0X02
#define REG_3 0X03
#define REG_4 0X04
#define REG_5 0X05
#define REG_6 0X06
#define REG_7 0X07
#define REG_8 0X08
#define REG_9 0X09
#define REG_10 0X0A
#define REG_11 0X0B
#define REG_12 0X0C
#define REG_13 0X0D
#define REG_14 0X0E
#define REG_15 0X0F
#define REG_16 0X10
#define REG_17 0X11
#define REG_18 0X12
#define REG_19 0X13
#define REG_20 0X14
#define REG_21 0X15
#define W_SINGLE_BYTE 0X00
#define W_TWO_BYTE 0X01
#define W_THREE_BYTE 0X02
#define W_FOUR_BYTE 0X03
#define W_FIVE_BYTE 0X04
#define W_SIX_BYTE 0X05
#define W_SEVEN_BYTE 0X06
#define W_EIGHT_BYTE 0X07
#define R_SINGLE_BYTE 0X00
#define R_TWO_BYTE 0X01
#define R_THREE_BYTE 0X02
#define R_FOUR_BYTE 0X03
#define R_FIVE_BYTE 0X04
#define R_SIX_BYTE 0X05
#define R_SEVEN_BYTE 0X06
#define R_EIGHT_BYTE 0X07
#define EPL_SENSING_1_TIME (0 << 5)
#define EPL_SENSING_2_TIME (1 << 5)
#define EPL_SENSING_4_TIME (2 << 5)
#define EPL_SENSING_8_TIME (3 << 5)
#define EPL_SENSING_16_TIME (4 << 5)
#define EPL_SENSING_32_TIME (5 << 5)
#define EPL_SENSING_64_TIME (6 << 5)
#define EPL_SENSING_128_TIME (7 << 5)
#define EPL_C_SENSING_MODE (0 << 4)
#define EPL_S_SENSING_MODE (1 << 4)
#define EPL_ALS_MODE (0 << 2)
#define EPL_PS_MODE (1 << 2)
#define EPL_TEMP_MODE (2 << 2)
#define EPL_H_GAIN (0)
#define EPL_M_GAIN (1)
#define EPL_L_GAIN (3)
#define EPL_AUTO_GAIN (2)
#define EPL_8BIT_ADC 0
#define EPL_10BIT_ADC 1
#define EPL_12BIT_ADC 2
#define EPL_14BIT_ADC 3
#define EPL_C_RESET 0x00
#define EPL_C_START_RUN 0x04
#define EPL_C_P_UP 0x04
#define EPL_C_P_DOWN 0x06
#define EPL_DATA_LOCK_ONLY 0x01
#define EPL_DATA_LOCK 0x05
#define EPL_DATA_UNLOCK 0x04
#define EPL_GO_MID 0x1E
#define EPL_GO_LOW 0x1E
#define EPL_DRIVE_60MA (0<<4)
#define EPL_DRIVE_120MA (1<<4)
#define EPL_INT_BINARY 0
#define EPL_INT_DISABLE 2
#define EPL_INT_ACTIVE_LOW 3
#define EPL_INT_FRAME_ENABLE 4
#define EPL_PST_1_TIME (0 << 2)
#define EPL_PST_4_TIME (1 << 2)
#define EPL_PST_8_TIME (2 << 2)
#define EPL_PST_16_TIME (3 << 2)
#define EPL2182_PLS_DEVICE "epl2182_pls"
#define EPL2182_INPUT_NAME "proximity"
#define EPL2182_I2C_ADDR (0x92>>1)
struct elan_epl_platform_data
{
int irq_gpio_number;
//int (*power)(int on);
//int (*power)(int, uint8_t);
};
#endif
|
