1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
/*
* Copyright (C) 2012 Spreadtrum Communications Inc.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _DISPC_REG_H_
#define _DISPC_REG_H_
#include <asm/io.h>
#include "sprdfb_chip_common.h"
/* DISPC regs offset */
#define DISPC_CTRL (0x0000)
#define DISPC_SIZE_XY (0x0004)
#define DISPC_RSTN (0x0008)
#define DISPC_BUF_THRES (0x000C)
#define DISPC_STS (0x0010)
#define DISPC_LVDS_CTRL (0x0018)
#define DISPC_IMG_CTRL (0x0020)
#define DISPC_IMG_Y_BASE_ADDR (0x0024)
#define DISPC_IMG_UV_BASE_ADDR (0x0028)
#define DISPC_IMG_V_BASE_ADDR (0x002c)
#define DISPC_IMG_SIZE_XY (0x0030)
#define DISPC_IMG_PITCH (0x0034)
#define DISPC_IMG_DISP_XY (0x0038)
#define DISPC_BG_COLOR (0x003c)
#define DISPC_OSD_CTRL (0x0040)
#define DISPC_OSD_BASE_ADDR (0x0044)
#define DISPC_OSD_SIZE_XY (0x0048)
#define DISPC_OSD_PITCH (0x004c)
#define DISPC_OSD_DISP_XY (0x0050)
#define DISPC_OSD_ALPHA (0x0054)
#define DISPC_OSD_CK (0x0058)
#define DISPC_Y2R_CTRL (0x0060)
#ifndef CONFIG_FB_SCX35
#define DISPC_Y2R_Y_PARAM (0x0064)
#define DISPC_Y2R_U_PARAM (0x0068)
#define DISPC_Y2R_V_PARAM (0x006c)
#else
#define DISPC_Y2R_CONTRAST (0x0064)
#define DISPC_Y2R_SATURATION (0x0068)
#define DISPC_Y2R_BRIGHTNESS (0x006c)
#endif
#define DISPC_INT_EN (0x0070)
#define DISPC_INT_CLR (0x0074)
#define DISPC_INT_STATUS (0x0078)
#define DISPC_INT_RAW (0x007c)
#define DISPC_DPI_CTRL (0x0080)
#define DISPC_DPI_H_TIMING (0x0084)
#define DISPC_DPI_V_TIMING (0x0088)
#define DISPC_DPI_STS0 (0x008c)
#define DISPC_DPI_STS1 (0x0090)
#define DISPC_DBI_CTRL (0x00a0)
#define DISPC_DBI_TIMING0 (0x00a4)
#define DISPC_DBI_TIMING1 (0x00a8)
#define DISPC_DBI_RDATA (0x00ac)
#define DISPC_DBI_CMD (0x00b0)
#define DISPC_DBI_DATA (0x00b4)
#define DISPC_DBI_QUEUE (0x00b8)
#define DISPC_TE_SYNC_DELAY (0x00bc)
//shadow register , read only
#define SHDW_IMG_CTRL (0x00E0)
#define SHDW_IMG_Y_BASE_ADDR (0x00E4)
#define SHDW_IMG_UV_BASE_ADDR (0x00E8)
#define SHDW_IMG_V_BASE_ADDR (0x00EC)
#define SHDW_IMG_SIZE_XY (0x00F0)
#define SHDW_IMG_PITCH (0x00F4)
#define SHDW_IMG_DISP_XY (0x00F8)
#define SHDW_BG_COLOR (0x00FC)
#define SHDW_OSD_CTRL (0x0100)
#define SHDW_OSD_BASE_ADDR (0x0104)
#define SHDW_OSD_SIZE_XY (0x0108)
#define SHDW_OSD_PITCH (0x010C)
#define SHDW_OSD_DISP_XY (0x0110)
#define SHDW_OSD_ALPHA (0x0114)
#define SHDW_OSD_CK (0x0118)
#define SHDW_Y2R_CTRL (0x0120)
#define SHDW_Y2R_CONTRAST (0x0124)
#define SHDW_Y2R_SATURATION (0x0128)
#define SHDW_Y2R_BRIGHTNESS (0x012C)
#define SHDW_DPI_H_TIMING (0x0130)
#define SHDW_DPI_V_TIMING (0x0134)
#define AHB_MATRIX_CLOCK (0x0208)
#define REG_AHB_MATRIX_CLOCK (AHB_MATRIX_CLOCK + SPRD_AHB_BASE)
#define DISPC_INT_DONE_MASK BIT(0)
#define DISPC_INT_TE_MASK BIT(1)
#define DISPC_INT_ERR_MASK BIT(2)
#define DISPC_INT_EDPI_TE_MASK BIT(3)
#define DISPC_INT_UPDATE_DONE_MASK BIT(4)
#define DISPC_INT_DPI_VSYNC_MASK BIT(5)
#if (defined(CONFIG_FB_SCX30G) || defined(CONFIG_FB_SCX35L))
#define DISPC_INT_HWVSYNC DISPC_INT_DPI_VSYNC_MASK
#else
#define DISPC_INT_HWVSYNC DISPC_INT_DONE_MASK
#endif
typedef enum _DispC_Int_Type_
{
DISPC_INT_DONE,
DISPC_INT_TE,
DISPC_INT_ERR,// underflow err
DISPC_INT_EDPI_TE,
DISPC_INT_UPDATE_DONE,
DISPC_INT_MAX,
}DispC_Int_Type;
#define DISPC_INTERRUPT_SET(bit,val)\
{\
uint32_t reg_val = dispc_read(DISPC_INT_EN);\
reg_val = (val == 1)?(reg_val | (1UL<<bit)):(reg_val & (~(1UL<<bit)));\
dispc_write(reg_val, DISPC_INT_EN);\
}
#ifdef CONFIG_OF
extern unsigned long g_dispc_base_addr;
#endif
static inline uint32_t dispc_read(uint32_t reg)
{
#ifdef CONFIG_OF
return __raw_readl(g_dispc_base_addr+ reg);
#else
return __raw_readl(SPRD_DISPC_BASE + reg);
#endif
}
static inline void dispc_write(uint32_t value, uint32_t reg)
{
#ifdef CONFIG_OF
__raw_writel(value, (g_dispc_base_addr + reg));
#else
__raw_writel(value, (SPRD_DISPC_BASE + reg));
#endif
}
static inline void dispc_set_bits(uint32_t bits, uint32_t reg)
{
dispc_write(dispc_read(reg) | bits, reg);
}
static inline void dispc_clear_bits(uint32_t bits, uint32_t reg)
{
dispc_write(dispc_read(reg) & ~bits, reg);
}
#endif
|
