1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
|
//*****************************************************************************
//
// usb.c - Driver for the USB Interface.
//
// Copyright (c) 2007-2014 Texas Instruments Incorporated. All rights reserved.
// Software License Agreement
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// This is part of revision 2.1.0.12573 of the Tiva Peripheral Driver Library.
//
//*****************************************************************************
//*****************************************************************************
//
//! \addtogroup usb_api
//! @{
//
//*****************************************************************************
#include <stdbool.h>
#include <stdint.h>
#include "inc/hw_ints.h"
#include "inc/hw_memmap.h"
#include "inc/hw_types.h"
#include "inc/hw_sysctl.h"
#include "inc/hw_usb.h"
#include "driverlib/debug.h"
#include "driverlib/interrupt.h"
#include "driverlib/sysctl.h"
#include "driverlib/udma.h"
#include "driverlib/usb.h"
//*****************************************************************************
//
// Amount to shift the RX interrupt sources by in the flags used in the
// interrupt calls.
//
//*****************************************************************************
#define USB_INTEP_RX_SHIFT 16
//*****************************************************************************
//
// Amount to shift the RX endpoint status sources by in the flags used in the
// calls.
//
//*****************************************************************************
#define USB_RX_EPSTATUS_SHIFT 16
//*****************************************************************************
//
// Converts from an endpoint specifier to the offset of the endpoint's
// control/status registers.
//
//*****************************************************************************
#define EP_OFFSET(Endpoint) (Endpoint - 0x10)
//*****************************************************************************
//
// Sets one of the indexed registers.
//
// \param ui32Base specifies the USB module base address.
// \param ui32Endpoint is the endpoint index to target for this write.
// \param ui32IndexedReg is the indexed register to write to.
// \param ui8Value is the value to write to the register.
//
// This function is used to access the indexed registers for each endpoint.
// The only registers that are indexed are the FIFO configuration registers,
// which are not used after configuration.
//
// \return None.
//
//*****************************************************************************
static void
_USBIndexWrite(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32IndexedReg, uint32_t ui32Value, uint32_t ui32Size)
{
uint32_t ui32Index;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == 0) || (ui32Endpoint == 1) || (ui32Endpoint == 2) ||
(ui32Endpoint == 3));
ASSERT((ui32Size == 1) || (ui32Size == 2));
//
// Save the old index in case it was in use.
//
ui32Index = HWREGB(ui32Base + USB_O_EPIDX);
//
// Set the index.
//
HWREGB(ui32Base + USB_O_EPIDX) = ui32Endpoint;
//
// Determine the size of the register value.
//
if(ui32Size == 1)
{
//
// Set the value.
//
HWREGB(ui32Base + ui32IndexedReg) = ui32Value;
}
else
{
//
// Set the value.
//
HWREGH(ui32Base + ui32IndexedReg) = ui32Value;
}
//
// Restore the old index in case it was in use.
//
HWREGB(ui32Base + USB_O_EPIDX) = ui32Index;
}
//*****************************************************************************
//
// Reads one of the indexed registers.
//
// \param ui32Base specifies the USB module base address.
// \param ui32Endpoint is the endpoint index to target for this write.
// \param ui32IndexedReg is the indexed register to write to.
//
// This function is used internally to access the indexed registers for each
// endpoint. The only registers that are indexed are the FIFO configuration
// registers, which are not used after configuration.
//
// \return The value in the register requested.
//
//*****************************************************************************
static uint32_t
_USBIndexRead(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32IndexedReg, uint32_t ui32Size)
{
uint8_t ui8Index;
uint8_t ui8Value;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == 0) || (ui32Endpoint == 1) || (ui32Endpoint == 2) ||
(ui32Endpoint == 3));
ASSERT((ui32Size == 1) || (ui32Size == 2));
//
// Save the old index in case it was in use.
//
ui8Index = HWREGB(ui32Base + USB_O_EPIDX);
//
// Set the index.
//
HWREGB(ui32Base + USB_O_EPIDX) = ui32Endpoint;
//
// Determine the size of the register value.
//
if(ui32Size == 1)
{
//
// Get the value.
//
ui8Value = HWREGB(ui32Base + ui32IndexedReg);
}
else
{
//
// Get the value.
//
ui8Value = HWREGH(ui32Base + ui32IndexedReg);
}
//
// Restore the old index in case it was in use.
//
HWREGB(ui32Base + USB_O_EPIDX) = ui8Index;
//
// Return the register's value.
//
return(ui8Value);
}
//*****************************************************************************
//
//! Puts the USB bus in a suspended state.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! When used in host mode, this function puts the USB bus in the suspended
//! state.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostSuspend(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Send the suspend signaling to the USB bus.
//
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_SUSPEND;
}
//*****************************************************************************
//
//! Handles the USB bus reset condition.
//!
//! \param ui32Base specifies the USB module base address.
//! \param bStart specifies whether to start or stop signaling reset on the USB
//! bus.
//!
//! When this function is called with the \e bStart parameter set to \b true,
//! this function causes the start of a reset condition on the USB bus.
//! The caller must then delay at least 20ms before calling this function
//! again with the \e bStart parameter set to \b false.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostReset(uint32_t ui32Base, bool bStart)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Send a reset signal to the bus.
//
if(bStart)
{
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_RESET;
}
else
{
HWREGB(ui32Base + USB_O_POWER) &= ~USB_POWER_RESET;
}
}
//*****************************************************************************
//
//! Enables or disables USB high-speed negotiation.
//!
//! \param ui32Base specifies the USB module base address.
//! \param bEnable specifies whether to enable or disable high-speed
//! negotiation.
//!
//! High-speed negotiations for both host and device mode are enabled when this
//! function is called with the \e bEnable parameter set to \b true. In device
//! mode this causes the device to negotiate for high speed when the
//! USB controller receives a reset from the host. In host mode, the USB host
//! enables high-speed negotiations when resetting the connected device. If
//! \e bEnable is set to \b false the controller only operates only in
//! full-speed or low-speed.
//!
//! \b Example: Enable USB high-speed mode.
//!
//! \verbatim
//! //
//! // Enable USB high-speed mode.
//! //
//! USBHighSpeed(USB0_BASE, true);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices and should only be
//! called when the USB is connected to an external ULPI PHY. Please
//! check the data sheet to determine if the USB controller can interface with
//! a ULPI PHY.
//!
//! \return None.
//
//*****************************************************************************
void
USBHighSpeed(uint32_t ui32Base, bool bEnable)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
if(bEnable)
{
//
// Enable high speed mode negotiations in hosts or device mode.
//
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_HSENAB;
}
else
{
//
// Enable high speed mode negotiations in hosts or device mode.
//
HWREGB(ui32Base + USB_O_POWER) &= ~USB_POWER_HSENAB;
}
}
//*****************************************************************************
//
//! Handles the USB bus resume condition.
//!
//! \param ui32Base specifies the USB module base address.
//! \param bStart specifies if the USB controller is entering or leaving the
//! resume signaling state.
//!
//! When in device mode, this function brings the USB controller out of the
//! suspend state. This call must first be made with the \e bStart parameter
//! set to \b true to start resume signaling. The device application must
//! then delay at least 10ms but not more than 15ms before calling this
//! function with the \e bStart parameter set to \b false.
//!
//! When in host mode, this function signals devices to leave the suspend
//! state. This call must first be made with the \e bStart parameter set to
//! \b true to start resume signaling. The host application must then delay
//! at least 20ms before calling this function with the \e bStart parameter set
//! to \b false. This action causes the controller to complete the resume
//! signaling on the USB bus.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostResume(uint32_t ui32Base, bool bStart)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Send a resume signal to the bus.
//
if(bStart)
{
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_RESUME;
}
else
{
HWREGB(ui32Base + USB_O_POWER) &= ~USB_POWER_RESUME;
}
}
//*****************************************************************************
//
//! Returns the current speed of the USB device connected.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current speed of the USB bus in host mode.
//!
//! \b Example: Get the USB connection speed.
//!
//! \verbatim
//! //
//! // Get the connection speed of the device connected to the USB controller.
//! //
//! USBHostSpeedGet(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in host mode.
//!
//! \return Returns one of the following: \b USB_LOW_SPEED, \b USB_FULL_SPEED,
//! \b USB_HIGH_SPEED, or \b USB_UNDEF_SPEED.
//
//*****************************************************************************
uint32_t
USBHostSpeedGet(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// If the Full Speed device bit is set, then this is a full speed device.
//
if(HWREGB(ui32Base + USB_O_POWER) & USB_POWER_HSMODE)
{
return(USB_HIGH_SPEED);
}
//
// If the Full Speed device bit is set, then this is a full speed device.
//
if(HWREGB(ui32Base + USB_O_DEVCTL) & USB_DEVCTL_FSDEV)
{
return(USB_FULL_SPEED);
}
//
// If the Low Speed device bit is set, then this is a low speed device.
//
if(HWREGB(ui32Base + USB_O_DEVCTL) & USB_DEVCTL_LSDEV)
{
return(USB_LOW_SPEED);
}
//
// The device speed is not known.
//
return(USB_UNDEF_SPEED);
}
//*****************************************************************************
//
//! Returns the current speed of the USB controller in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the operating speed of the connection to the USB host
//! controller. This function returns either \b USB_HIGH_SPEED or
//! \b USB_FULL_SPEED to indicate the connection speed in device mode.
//!
//! \b Example: Get the USB connection speed.
//!
//! \verbatim
//! //
//! // Get the connection speed of the USB controller.
//! //
//! USBDevSpeedGet(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in device mode.
//!
//! \return Returns either \b USB_HIGH_SPEED or \b USB_FULL_SPEED.
//
//*****************************************************************************
uint32_t
USBDevSpeedGet(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// If the Full Speed device bit is set, then this is a full speed device.
//
if(HWREGB(ui32Base + USB_O_POWER) & USB_POWER_HSMODE)
{
return(USB_HIGH_SPEED);
}
return(USB_FULL_SPEED);
}
//*****************************************************************************
//
//! Disables control interrupts on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Flags specifies which control interrupts to disable.
//!
//! This function disables the control interrupts for the USB controller
//! specified by the \e ui32Base parameter. The \e ui32Flags parameter
//! specifies which control interrupts to disable. The flags passed in the
//! \e ui32Flags parameters must be the definitions that start with
//! \b USB_INTCTRL_* and not any other \b USB_INT flags.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntDisableControl(uint32_t ui32Base, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Flags & ~(USB_INTCTRL_ALL)) == 0);
//
// If any general interrupts were disabled then write the general interrupt
// settings out to the hardware.
//
if(ui32Flags & USB_INTCTRL_STATUS)
{
HWREGB(ui32Base + USB_O_IE) &= ~(ui32Flags & USB_INTCTRL_STATUS);
}
//
// Disable the power fault interrupt.
//
if(ui32Flags & USB_INTCTRL_POWER_FAULT)
{
HWREG(ui32Base + USB_O_EPCIM) = 0;
}
//
// Disable the ID pin detect interrupt.
//
if(ui32Flags & USB_INTCTRL_MODE_DETECT)
{
HWREG(USB0_BASE + USB_O_IDVIM) = 0;
}
}
//*****************************************************************************
//
//! Enables control interrupts on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Flags specifies which control interrupts to enable.
//!
//! This function enables the control interrupts for the USB controller
//! specified by the \e ui32Base parameter. The \e ui32Flags parameter
//! specifies which control interrupts to enable. The flags passed in the
//! \e ui32Flags parameters must be the definitions that start with
//! \b USB_INTCTRL_* and not any other \b USB_INT flags.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntEnableControl(uint32_t ui32Base, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Flags & (~USB_INTCTRL_ALL)) == 0);
//
// If any general interrupts were enabled, then write the general
// interrupt settings out to the hardware.
//
if(ui32Flags & USB_INTCTRL_STATUS)
{
HWREGB(ui32Base + USB_O_IE) |= ui32Flags;
}
//
// Enable the power fault interrupt.
//
if(ui32Flags & USB_INTCTRL_POWER_FAULT)
{
HWREG(ui32Base + USB_O_EPCIM) = USB_EPCIM_PF;
}
//
// Enable the ID pin detect interrupt.
//
if(ui32Flags & USB_INTCTRL_MODE_DETECT)
{
HWREG(USB0_BASE + USB_O_IDVIM) = USB_IDVIM_ID;
}
}
//*****************************************************************************
//
//! Returns the control interrupt status on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function reads control interrupt status for a USB controller. This
//! call returns the current status for control interrupts only, the endpoint
//! interrupt status is retrieved by calling USBIntStatusEndpoint(). The bit
//! values returned are compared against the \b USB_INTCTRL_* values.
//!
//! The following are the meanings of all \b USB_INCTRL_ flags and the modes
//! for which they are valid. These values apply to any calls to
//! USBIntStatusControl(), USBIntEnableControl(), and USBIntDisableControl().
//! Some of these flags are only valid in the following modes as indicated in
//! the parentheses: Host, Device, and OTG.
//!
//! - \b USB_INTCTRL_ALL - A full mask of all control interrupt sources.
//! - \b USB_INTCTRL_VBUS_ERR - A VBUS error has occurred (Host Only).
//! - \b USB_INTCTRL_SESSION - Session Start Detected on A-side of cable
//! (OTG Only).
//! - \b USB_INTCTRL_SESSION_END - Session End Detected (Device Only)
//! - \b USB_INTCTRL_DISCONNECT - Device Disconnect Detected (Host Only)
//! - \b USB_INTCTRL_CONNECT - Device Connect Detected (Host Only)
//! - \b USB_INTCTRL_SOF - Start of Frame Detected.
//! - \b USB_INTCTRL_BABBLE - USB controller detected a device signaling past
//! the end of a frame (Host Only)
//! - \b USB_INTCTRL_RESET - Reset signaling detected by device (Device Only)
//! - \b USB_INTCTRL_RESUME - Resume signaling detected.
//! - \b USB_INTCTRL_SUSPEND - Suspend signaling detected by device (Device
//! Only)
//! - \b USB_INTCTRL_MODE_DETECT - OTG cable mode detection has completed
//! (OTG Only)
//! - \b USB_INTCTRL_POWER_FAULT - Power Fault detected (Host Only)
//!
//! \note This call clears the source of all of the control status interrupts.
//!
//! \return Returns the status of the control interrupts for a USB controller.
//
//*****************************************************************************
uint32_t
USBIntStatusControl(uint32_t ui32Base)
{
uint32_t ui32Status;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Get the general interrupt status, these bits go into the upper 8 bits
// of the returned value.
//
ui32Status = HWREGB(ui32Base + USB_O_IS);
//
// Add the power fault status.
//
if(HWREG(ui32Base + USB_O_EPCISC) & USB_EPCISC_PF)
{
//
// Indicate a power fault was detected.
//
ui32Status |= USB_INTCTRL_POWER_FAULT;
//
// Clear the power fault interrupt.
//
HWREGB(ui32Base + USB_O_EPCISC) |= USB_EPCISC_PF;
}
if(HWREG(USB0_BASE + USB_O_IDVISC) & USB_IDVRIS_ID)
{
//
// Indicate an id detection.
//
ui32Status |= USB_INTCTRL_MODE_DETECT;
//
// Clear the id detection interrupt.
//
HWREG(USB0_BASE + USB_O_IDVISC) |= USB_IDVRIS_ID;
}
//
// Return the combined interrupt status.
//
return(ui32Status);
}
//*****************************************************************************
//
//! Disables endpoint interrupts on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Flags specifies which endpoint interrupts to disable.
//!
//! This function disables endpoint interrupts for the USB controller specified
//! by the \e ui32Base parameter. The \e ui32Flags parameter specifies which
//! endpoint interrupts to disable. The flags passed in the \e ui32Flags
//! parameters must be the definitions that start with \b USB_INTEP_* and not
//! any other \b USB_INT flags.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntDisableEndpoint(uint32_t ui32Base, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// If any transmit interrupts were disabled, then write the transmit
// interrupt settings out to the hardware.
//
HWREGH(ui32Base + USB_O_TXIE) &=
~(ui32Flags & (USB_INTEP_HOST_OUT | USB_INTEP_DEV_IN | USB_INTEP_0));
//
// If any receive interrupts were disabled, then write the receive
// interrupt settings out to the hardware.
//
HWREGH(ui32Base + USB_O_RXIE) &=
~((ui32Flags & (USB_INTEP_HOST_IN | USB_INTEP_DEV_OUT)) >>
USB_INTEP_RX_SHIFT);
}
//*****************************************************************************
//
//! Enables endpoint interrupts on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Flags specifies which endpoint interrupts to enable.
//!
//! This function enables endpoint interrupts for the USB controller specified
//! by the \e ui32Base parameter. The \e ui32Flags parameter specifies which
//! endpoint interrupts to enable. The flags passed in the \e ui32Flags
//! parameters must be the definitions that start with \b USB_INTEP_* and not
//! any other \b USB_INT flags.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntEnableEndpoint(uint32_t ui32Base, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Enable any transmit endpoint interrupts.
//
HWREGH(ui32Base + USB_O_TXIE) |=
ui32Flags & (USB_INTEP_HOST_OUT | USB_INTEP_DEV_IN | USB_INTEP_0);
//
// Enable any receive endpoint interrupts.
//
HWREGH(ui32Base + USB_O_RXIE) |=
((ui32Flags & (USB_INTEP_HOST_IN | USB_INTEP_DEV_OUT)) >>
USB_INTEP_RX_SHIFT);
}
//*****************************************************************************
//
//! Returns the endpoint interrupt status on a specified USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function reads endpoint interrupt status for a USB controller. This
//! call returns the current status for endpoint interrupts only, the control
//! interrupt status is retrieved by calling USBIntStatusControl(). The bit
//! values returned are compared against the \b USB_INTEP_* values.
//! These values are grouped into classes for \b USB_INTEP_HOST_* and
//! \b USB_INTEP_DEV_* values to handle both host and device modes with all
//! endpoints.
//!
//! \note This call clears the source of all of the endpoint interrupts.
//!
//! \return Returns the status of the endpoint interrupts for a USB controller.
//
//*****************************************************************************
uint32_t
USBIntStatusEndpoint(uint32_t ui32Base)
{
uint32_t ui32Status;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Get the transmit interrupt status.
//
ui32Status = HWREGH(ui32Base + USB_O_TXIS);
ui32Status |= (HWREGH(ui32Base + USB_O_RXIS) << USB_INTEP_RX_SHIFT);
//
// Return the combined interrupt status.
//
return(ui32Status);
}
//*****************************************************************************
//
//! Returns the interrupt number for a specified USB module.
//!
//! \param ui32Base is the base address of the USB module.
//!
//! This function returns the interrupt number for the USB module with the base
//! address passed in the \e ui32Base parameter.
//!
//! \return Returns the USB interrupt number or 0 if the interrupt does not
//! exist.
//
//*****************************************************************************
static uint32_t
_USBIntNumberGet(uint32_t ui32Base)
{
uint32_t ui32Int;
if(CLASS_IS_TM4C123)
{
ui32Int = INT_USB0_TM4C123;
}
else if(CLASS_IS_TM4C129)
{
ui32Int = INT_USB0_TM4C129;
}
else
{
ui32Int = 0;
}
return(ui32Int);
}
//*****************************************************************************
//
//! Registers an interrupt handler for the USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param pfnHandler is a pointer to the function to be called when a USB
//! interrupt occurs.
//!
//! This function registers the handler to be called when a USB interrupt
//! occurs and enables the global USB interrupt in the interrupt controller.
//! The specific desired USB interrupts must be enabled via a separate call to
//! USBIntEnable(). It is the interrupt handler's responsibility to clear the
//! interrupt sources via calls to USBIntStatusControl() and
//! USBIntStatusEndpoint().
//!
//! \sa IntRegister() for important information about registering interrupt
//! handlers.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntRegister(uint32_t ui32Base, void (*pfnHandler)(void))
{
uint32_t ui32Int;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ui32Int = _USBIntNumberGet(ui32Base);
ASSERT(ui32Int != 0);
//
// Register the interrupt handler.
//
IntRegister(ui32Int, pfnHandler);
//
// Enable the USB interrupt.
//
IntEnable(ui32Int);
}
//*****************************************************************************
//
//! Unregisters an interrupt handler for the USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function unregisters the interrupt handler. This function also
//! disables the USB interrupt in the interrupt controller.
//!
//! \sa IntRegister() for important information about registering or
//! unregistering interrupt handlers.
//!
//! \return None.
//
//*****************************************************************************
void
USBIntUnregister(uint32_t ui32Base)
{
uint32_t ui32Int;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ui32Int = _USBIntNumberGet(ui32Base);
ASSERT(ui32Int != 0);
//
// Disable the USB interrupt.
//
IntDisable(ui32Int);
//
// Unregister the interrupt handler.
//
IntUnregister(ui32Int);
}
//*****************************************************************************
//
//! Returns the current status of an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//!
//! This function returns the status of a specified endpoint. If any of these
//! status bits must be cleared, then the USBDevEndpointStatusClear() or the
//! USBHostEndpointStatusClear() functions must be called.
//!
//! The following are the status flags for host mode:
//!
//! - \b USB_HOST_IN_PID_ERROR - PID error on the specified endpoint.
//! - \b USB_HOST_IN_NOT_COMP - The device failed to respond to an IN request.
//! - \b USB_HOST_IN_STALL - A stall was received on an IN endpoint.
//! - \b USB_HOST_IN_DATA_ERROR - There was a CRC or bit-stuff error on an IN
//! endpoint in Isochronous mode.
//! - \b USB_HOST_IN_NAK_TO - NAKs received on this IN endpoint for more than
//! the specified timeout period.
//! - \b USB_HOST_IN_ERROR - Failed to communicate with a device using this IN
//! endpoint.
//! - \b USB_HOST_IN_FIFO_FULL - This IN endpoint's FIFO is full.
//! - \b USB_HOST_IN_PKTRDY - Data packet ready on this IN endpoint.
//! - \b USB_HOST_OUT_NAK_TO - NAKs received on this OUT endpoint for more than
//! the specified timeout period.
//! - \b USB_HOST_OUT_NOT_COMP - The device failed to respond to an OUT
//! request.
//! - \b USB_HOST_OUT_STALL - A stall was received on this OUT endpoint.
//! - \b USB_HOST_OUT_ERROR - Failed to communicate with a device using this
//! OUT endpoint.
//! - \b USB_HOST_OUT_FIFO_NE - This endpoint's OUT FIFO is not empty.
//! - \b USB_HOST_OUT_PKTPEND - The data transfer on this OUT endpoint has not
//! completed.
//! - \b USB_HOST_EP0_NAK_TO - NAKs received on endpoint zero for more than the
//! specified timeout period.
//! - \b USB_HOST_EP0_ERROR - The device failed to respond to a request on
//! endpoint zero.
//! - \b USB_HOST_EP0_IN_STALL - A stall was received on endpoint zero for an
//! IN transaction.
//! - \b USB_HOST_EP0_IN_PKTRDY - Data packet ready on endpoint zero for an IN
//! transaction.
//!
//! The following are the status flags for device mode:
//!
//! - \b USB_DEV_OUT_SENT_STALL - A stall was sent on this OUT endpoint.
//! - \b USB_DEV_OUT_DATA_ERROR - There was a CRC or bit-stuff error on an OUT
//! endpoint.
//! - \b USB_DEV_OUT_OVERRUN - An OUT packet was not loaded due to a full FIFO.
//! - \b USB_DEV_OUT_FIFO_FULL - The OUT endpoint's FIFO is full.
//! - \b USB_DEV_OUT_PKTRDY - There is a data packet ready in the OUT
//! endpoint's FIFO.
//! - \b USB_DEV_IN_NOT_COMP - A larger packet was split up, more data to come.
//! - \b USB_DEV_IN_SENT_STALL - A stall was sent on this IN endpoint.
//! - \b USB_DEV_IN_UNDERRUN - Data was requested on the IN endpoint and no
//! data was ready.
//! - \b USB_DEV_IN_FIFO_NE - The IN endpoint's FIFO is not empty.
//! - \b USB_DEV_IN_PKTPEND - The data transfer on this IN endpoint has not
//! completed.
//! - \b USB_DEV_EP0_SETUP_END - A control transaction ended before Data End
//! condition was sent.
//! - \b USB_DEV_EP0_SENT_STALL - A stall was sent on endpoint zero.
//! - \b USB_DEV_EP0_IN_PKTPEND - The data transfer on endpoint zero has not
//! completed.
//! - \b USB_DEV_EP0_OUT_PKTRDY - There is a data packet ready in endpoint
//! zero's OUT FIFO.
//!
//! \return The current status flags for the endpoint depending on mode.
//
//*****************************************************************************
uint32_t
USBEndpointStatus(uint32_t ui32Base, uint32_t ui32Endpoint)
{
uint32_t ui32Status;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Get the TX portion of the endpoint status.
//
ui32Status = HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRL1);
//
// Get the RX portion of the endpoint status.
//
ui32Status |=
((HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRL1)) <<
USB_RX_EPSTATUS_SHIFT);
//
// Return the endpoint status.
//
return(ui32Status);
}
//*****************************************************************************
//
//! Clears the status bits in this endpoint in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags are the status bits that are cleared.
//!
//! This function clears the status of any bits that are passed in the
//! \e ui32Flags parameter. The \e ui32Flags parameter can take the value
//! returned from the USBEndpointStatus() call.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointStatusClear(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Clear the specified flags for the endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
HWREGB(ui32Base + USB_O_CSRL0) &= ~ui32Flags;
}
else
{
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~ui32Flags;
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(ui32Flags >> USB_RX_EPSTATUS_SHIFT);
}
}
//*****************************************************************************
//
//! Clears the status bits in this endpoint in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags are the status bits that are cleared.
//!
//! This function clears the status of any bits that are passed in the
//! \e ui32Flags parameter. The \e ui32Flags parameter can take the value
//! returned from the USBEndpointStatus() call.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointStatusClear(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// If this is endpoint 0, then the bits have different meaning and map
// into the TX memory location.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Set the Serviced RxPktRdy bit to clear the RxPktRdy.
//
if(ui32Flags & USB_DEV_EP0_OUT_PKTRDY)
{
HWREGB(ui32Base + USB_O_CSRL0) |= USB_CSRL0_RXRDYC;
}
//
// Set the serviced Setup End bit to clear the SetupEnd status.
//
if(ui32Flags & USB_DEV_EP0_SETUP_END)
{
HWREGB(ui32Base + USB_O_CSRL0) |= USB_CSRL0_SETENDC;
}
//
// Clear the Sent Stall status flag.
//
if(ui32Flags & USB_DEV_EP0_SENT_STALL)
{
HWREGB(ui32Base + USB_O_CSRL0) &= ~(USB_DEV_EP0_SENT_STALL);
}
}
else
{
//
// Clear out any TX flags that were passed in. Only
// USB_DEV_TX_SENT_STALL and USB_DEV_TX_UNDERRUN must be cleared.
//
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(ui32Flags & (USB_DEV_TX_SENT_STALL | USB_DEV_TX_UNDERRUN));
//
// Clear out valid RX flags that were passed in. Only
// USB_DEV_RX_SENT_STALL, USB_DEV_RX_DATA_ERROR, and USB_DEV_RX_OVERRUN
// must be cleared.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~((ui32Flags & (USB_DEV_RX_SENT_STALL | USB_DEV_RX_DATA_ERROR |
USB_DEV_RX_OVERRUN)) >> USB_RX_EPSTATUS_SHIFT);
}
}
//*****************************************************************************
//
//! Sets the value data toggle on an endpoint in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies the endpoint to reset the data toggle.
//! \param bDataToggle specifies whether to set the state to DATA0 or DATA1.
//! \param ui32Flags specifies whether to set the IN or OUT endpoint.
//!
//! This function is used to force the state of the data toggle in host mode.
//! If the value passed in the \e bDataToggle parameter is \b false, then the
//! data toggle is set to the DATA0 state, and if it is \b true it is set to
//! the DATA1 state. The \e ui32Flags parameter can be \b USB_EP_HOST_IN or
//! \b USB_EP_HOST_OUT to access the desired portion of this endpoint. The
//! \e ui32Flags parameter is ignored for endpoint zero.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointDataToggle(uint32_t ui32Base, uint32_t ui32Endpoint,
bool bDataToggle, uint32_t ui32Flags)
{
uint32_t ui32DataToggle;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// The data toggle defaults to DATA0.
//
ui32DataToggle = 0;
//
// See if the data toggle must be set to DATA1.
//
if(bDataToggle)
{
//
// Select the data toggle bit based on the endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
ui32DataToggle = USB_CSRH0_DT;
}
else if(ui32Flags == USB_EP_HOST_IN)
{
ui32DataToggle = USB_RXCSRH1_DT;
}
else
{
ui32DataToggle = USB_TXCSRH1_DT;
}
}
//
// Set the data toggle based on the endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Set the write enable and the bit value for endpoint zero.
//
HWREGB(ui32Base + USB_O_CSRH0) =
((HWREGB(ui32Base + USB_O_CSRH0) &
~(USB_CSRH0_DTWE | USB_CSRH0_DT)) |
(ui32DataToggle | USB_CSRH0_DTWE));
}
else if(ui32Flags == USB_EP_HOST_IN)
{
//
// Set the Write enable and the bit value for an IN endpoint.
//
HWREGB(ui32Base + USB_O_RXCSRH1 + EP_OFFSET(ui32Endpoint)) =
((HWREGB(ui32Base + USB_O_RXCSRH1 + EP_OFFSET(ui32Endpoint)) &
~(USB_RXCSRH1_DTWE | USB_RXCSRH1_DT)) |
(ui32DataToggle | USB_RXCSRH1_DTWE));
}
else
{
//
// Set the Write enable and the bit value for an OUT endpoint.
//
HWREGB(ui32Base + USB_O_TXCSRH1 + EP_OFFSET(ui32Endpoint)) =
((HWREGB(ui32Base + USB_O_TXCSRH1 + EP_OFFSET(ui32Endpoint)) &
~(USB_TXCSRH1_DTWE | USB_TXCSRH1_DT)) |
(ui32DataToggle | USB_TXCSRH1_DTWE));
}
}
//*****************************************************************************
//
//! Sets the data toggle on an endpoint to zero.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies the endpoint to reset the data toggle.
//! \param ui32Flags specifies whether to access the IN or OUT endpoint.
//!
//! This function causes the USB controller to clear the data toggle for an
//! endpoint. This call is not valid for endpoint zero and can be made with
//! host or device controllers.
//!
//! The \e ui32Flags parameter must be one of \b USB_EP_HOST_OUT,
//! \b USB_EP_HOST_IN, \b USB_EP_DEV_OUT, or \b USB_EP_DEV_IN.
//!
//! \return None.
//
//*****************************************************************************
void
USBEndpointDataToggleClear(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
//
// See if the transmit or receive data toggle must be cleared.
//
if(ui32Flags & (USB_EP_HOST_OUT | USB_EP_DEV_IN))
{
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_TXCSRL1_CLRDT;
}
else
{
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_RXCSRL1_CLRDT;
}
}
//*****************************************************************************
//
//! Enables or disables ping tokens for an endpoint using high-speed control
//! transfers in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies the endpoint to enable/disable ping tokens.
//! \param bEnable specifies whether enable or disable ping tokens.
//!
//! This function configures the USB controller to either send or not send ping
//! tokens during the data and status phase of high speed control transfers.
//! The only supported value for \e ui32Endpoint is \b USB_EP_0 because all
//! control transfers are handled using this endpoint. If the \e bEnable is
//! \b true then ping tokens are enabled, if \b false then ping tokens are
//! disabled. This must be used if the controller must support
//! communications with devices that do not support ping tokens in high speed
//! mode.
//!
//! \b Example: Disable ping transactions in host mode on endpoint 0.
//!
//! \verbatim
//! //
//! // Disable ping transaction on endpoint 0.
//! //
//! USBHostEndpointPing(USB0_BASE, USB_EP_0, false);
//! \endverbatim
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointPing(uint32_t ui32Base, uint32_t ui32Endpoint, bool bEnable)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0));
//
// Handle the endpoint 0 case separately.
//
if(bEnable)
{
HWREGB(USB0_BASE + USB_O_CSRH0) &= ~USB_CSRH0_DISPING;
}
else
{
HWREGB(USB0_BASE + USB_O_CSRH0) |= USB_CSRH0_DISPING;
}
}
//*****************************************************************************
//
//! Stalls the specified endpoint in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies the endpoint to stall.
//! \param ui32Flags specifies whether to stall the IN or OUT endpoint.
//!
//! This function causes the endpoint number passed in to go into a stall
//! condition. If the \e ui32Flags parameter is \b USB_EP_DEV_IN, then the
//! stall is issued on the IN portion of this endpoint. If the \e ui32Flags
//! parameter is \b USB_EP_DEV_OUT, then the stall is issued on the OUT portion
//! of this endpoint.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointStall(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Flags & ~(USB_EP_DEV_IN | USB_EP_DEV_OUT)) == 0);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Determine how to stall this endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Perform a stall on endpoint zero.
//
HWREGB(ui32Base + USB_O_CSRL0) |= USB_CSRL0_STALL | USB_CSRL0_RXRDYC;
}
else if(ui32Flags == USB_EP_DEV_IN)
{
//
// Perform a stall on an IN endpoint.
//
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_TXCSRL1_STALL;
}
else
{
//
// Perform a stall on an OUT endpoint.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_RXCSRL1_STALL;
}
}
//*****************************************************************************
//
//! Clears the stall condition on the specified endpoint in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies which endpoint to remove the stall condition.
//! \param ui32Flags specifies whether to remove the stall condition from the
//! IN or the OUT portion of this endpoint.
//!
//! This function causes the endpoint number passed in to exit the stall
//! condition. If the \e ui32Flags parameter is \b USB_EP_DEV_IN, then the
//! stall is cleared on the IN portion of this endpoint. If the \e ui32Flags
//! parameter is \b USB_EP_DEV_OUT, then the stall is cleared on the OUT
//! portion of this endpoint.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointStallClear(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
ASSERT((ui32Flags & ~(USB_EP_DEV_IN | USB_EP_DEV_OUT)) == 0);
//
// Determine how to clear the stall on this endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Clear the stall on endpoint zero.
//
HWREGB(ui32Base + USB_O_CSRL0) &= ~USB_CSRL0_STALLED;
}
else if(ui32Flags == USB_EP_DEV_IN)
{
//
// Clear the stall on an IN endpoint.
//
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(USB_TXCSRL1_STALL | USB_TXCSRL1_STALLED);
//
// Reset the data toggle.
//
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_TXCSRL1_CLRDT;
}
else
{
//
// Clear the stall on an OUT endpoint.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(USB_RXCSRL1_STALL | USB_RXCSRL1_STALLED);
//
// Reset the data toggle.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_RXCSRL1_CLRDT;
}
}
//*****************************************************************************
//
//! Connects the USB controller to the bus in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function causes the soft connect feature of the USB controller to
//! be enabled. Call USBDevDisconnect() to remove the USB device from the bus.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevConnect(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Enable connection to the USB bus.
//
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_SOFTCONN;
}
//*****************************************************************************
//
//! Removes the USB controller from the bus in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function causes the soft connect feature of the USB controller to
//! remove the device from the USB bus. A call to USBDevConnect() is needed to
//! reconnect to the bus.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevDisconnect(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Disable connection to the USB bus.
//
HWREGB(ui32Base + USB_O_POWER) &= (~USB_POWER_SOFTCONN);
}
//*****************************************************************************
//
//! Sets the address in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Address is the address to use for a device.
//!
//! This function configures the device address on the USB bus. This address
//! was likely received via a SET ADDRESS command from the host controller.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevAddrSet(uint32_t ui32Base, uint32_t ui32Address)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Set the function address in the correct location.
//
HWREGB(ui32Base + USB_O_FADDR) = (uint8_t)ui32Address;
}
//*****************************************************************************
//
//! Returns the current device address in device mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current device address. This address was set
//! by a call to USBDevAddrSet().
//!
//! \note This function must only be called in device mode.
//!
//! \return The current device address.
//
//*****************************************************************************
uint32_t
USBDevAddrGet(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Return the function address.
//
return(HWREGB(ui32Base + USB_O_FADDR));
}
//*****************************************************************************
//
//! Sets the base configuration for a host endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32MaxPayload is the maximum payload for this endpoint.
//! \param ui32NAKPollInterval is the either the NAK timeout limit or the
//! polling interval, depending on the type of endpoint.
//! \param ui32TargetEndpoint is the endpoint that the host endpoint is
//! targeting.
//! \param ui32Flags are used to configure other endpoint settings.
//!
//! This function sets the basic configuration for the transmit or receive
//! portion of an endpoint in host mode. The \e ui32Flags parameter determines
//! some of the configuration while the other parameters provide the rest. The
//! \e ui32Flags parameter determines whether this is an IN endpoint
//! (\b USB_EP_HOST_IN or \b USB_EP_DEV_IN) or an OUT endpoint
//! (\b USB_EP_HOST_OUT or \b USB_EP_DEV_OUT), whether this is a Full speed
//! endpoint (\b USB_EP_SPEED_FULL) or a Low speed endpoint
//! (\b USB_EP_SPEED_LOW).
//!
//! The \b USB_EP_MODE_ flags control the type of the endpoint.
//! - \b USB_EP_MODE_CTRL is a control endpoint.
//! - \b USB_EP_MODE_ISOC is an isochronous endpoint.
//! - \b USB_EP_MODE_BULK is a bulk endpoint.
//! - \b USB_EP_MODE_INT is an interrupt endpoint.
//!
//! The \e ui32NAKPollInterval parameter has different meanings based on the
//! \b USB_EP_MODE value and whether or not this call is being made for
//! endpoint zero or another endpoint. For endpoint zero or any Bulk
//! endpoints, this value always indicates the number of frames to allow a
//! device to NAK before considering it a timeout. If this endpoint is an
//! isochronous or interrupt endpoint, this value is the polling interval for
//! this endpoint.
//!
//! For interrupt endpoints, the polling interval is the number of frames
//! between interrupt IN requests to an endpoint and has a range of 1 to 255.
//! For isochronous endpoints this value represents a polling interval of
//! 2 ^ (\e ui32NAKPollInterval - 1) frames. When used as a NAK timeout, the
//! \e ui32NAKPollInterval value specifies 2 ^ (\e ui32NAKPollInterval - 1)
//! frames before issuing a time out.
//!
//! There are two special time out values that can be specified when setting
//! the \e ui32NAKPollInterval value. The first is \b MAX_NAK_LIMIT, which is
//! the maximum value that can be passed in this variable. The other is
//! \b DISABLE_NAK_LIMIT, which indicates that there is no limit on the
//! number of NAKs.
//!
//! The \b USB_EP_DMA_MODE_ flags determine the type of DMA access to the
//! endpoint data FIFOs. The choice of the DMA mode depends on how the DMA
//! controller is configured and how it is being used. See the ``Using USB
//! with the uDMA Controller'' or the ''Using the integrated USB DMA
//! Controller'' section for more information on DMA configuration depending
//! on the type of DMA that is supported by the USB controller.
//!
//! When configuring the OUT portion of an endpoint, the \b USB_EP_AUTO_SET bit
//! is specified to cause the transmission of data on the USB bus to start
//! as soon as the number of bytes specified by \e ui32MaxPayload has been
//! written into the OUT FIFO for this endpoint.
//!
//! When configuring the IN portion of an endpoint, the \b USB_EP_AUTO_REQUEST
//! bit can be specified to trigger the request for more data once the FIFO has
//! been drained enough to fit \e ui32MaxPayload bytes. The
//! \b USB_EP_AUTO_CLEAR bit can be used to clear the data packet ready flag
//! automatically once the data has been read from the FIFO. If this option is
//! not used, this flag must be manually cleared via a call to
//! USBDevEndpointStatusClear() or USBHostEndpointStatusClear().
//!
//! For interrupt endpoints in low or full speed mode, the polling interval
//! (\e ui32NAKPollInterval) is the number of frames between interrupt IN
//! requests to an endpoint and has a range of 1 to 255. For interrupt
//! endpoints in high speed mode the polling interval is
//! 2 ^ (\e ui32NAKPollInterval - 1) microframes between interrupt IN requests
//! to an endpoint and has a range of 1 to 16.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointConfig(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32MaxPayload, uint32_t ui32NAKPollInterval,
uint32_t ui32TargetEndpoint, uint32_t ui32Flags)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
ASSERT(ui32NAKPollInterval <= MAX_NAK_LIMIT);
//
// Endpoint zero is configured differently than the other endpoints, so see
// if this is endpoint zero.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Set the NAK timeout.
//
HWREGB(ui32Base + USB_O_NAKLMT) = ui32NAKPollInterval;
//
// Set the transfer type information.
//
//
// Set the speed of this endpoint.
//
if(ui32Flags & USB_EP_SPEED_HIGH)
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_HIGH;
}
else if(ui32Flags & USB_EP_SPEED_FULL)
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_FULL;
}
else
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_LOW;
}
}
else
{
//
// Start with the target endpoint.
//
ui32Register = ui32TargetEndpoint;
//
// Set the speed for the device using this endpoint.
//
if(ui32Flags & USB_EP_SPEED_HIGH)
{
ui32Register |= USB_TXTYPE1_SPEED_HIGH;
}
else if(ui32Flags & USB_EP_SPEED_FULL)
{
ui32Register |= USB_TXTYPE1_SPEED_FULL;
}
else
{
ui32Register |= USB_TXTYPE1_SPEED_LOW;
}
//
// Set the protocol for the device using this endpoint.
//
switch(ui32Flags & USB_EP_MODE_MASK)
{
//
// The bulk protocol is being used.
//
case USB_EP_MODE_BULK:
{
ui32Register |= USB_TXTYPE1_PROTO_BULK;
break;
}
//
// The isochronous protocol is being used.
//
case USB_EP_MODE_ISOC:
{
ui32Register |= USB_TXTYPE1_PROTO_ISOC;
break;
}
//
// The interrupt protocol is being used.
//
case USB_EP_MODE_INT:
{
ui32Register |= USB_TXTYPE1_PROTO_INT;
break;
}
//
// The control protocol is being used.
//
case USB_EP_MODE_CTRL:
{
ui32Register |= USB_TXTYPE1_PROTO_CTRL;
break;
}
}
//
// See if the transmit or receive endpoint is being configured.
//
if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Set the transfer type information.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXTYPE1) =
ui32Register;
//
// Set the NAK timeout or polling interval.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXINTERVAL1) =
ui32NAKPollInterval;
//
// Set the Maximum Payload per transaction.
//
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXMAXP1) =
ui32MaxPayload;
//
// Set the transmit control value to zero.
//
ui32Register = 0;
//
// Allow auto setting of TxPktRdy when max packet size has been
// loaded into the FIFO.
//
if(ui32Flags & USB_EP_AUTO_SET)
{
ui32Register |= USB_TXCSRH1_AUTOSET;
}
//
// Configure the DMA Mode.
//
if(ui32Flags & USB_EP_DMA_MODE_1)
{
ui32Register |= USB_TXCSRH1_DMAEN | USB_TXCSRH1_DMAMOD;
}
else if(ui32Flags & USB_EP_DMA_MODE_0)
{
ui32Register |= USB_TXCSRH1_DMAEN;
}
//
// Write out the transmit control value.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) =
(uint8_t)ui32Register;
}
else
{
//
// Set the transfer type information.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXTYPE1) =
ui32Register;
//
// Set the NAK timeout or polling interval.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXINTERVAL1) =
ui32NAKPollInterval;
//
// Set the Maximum Payload per transaction.
//
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXMAXP1) =
ui32MaxPayload;
//
// Set the receive control value to zero.
//
ui32Register = 0;
//
// Allow auto clearing of RxPktRdy when packet of size max packet
// has been unloaded from the FIFO.
//
if(ui32Flags & USB_EP_AUTO_CLEAR)
{
ui32Register |= USB_RXCSRH1_AUTOCL;
}
//
// Allow auto generation of DMA requests.
//
if(ui32Flags & USB_EP_AUTO_REQUEST)
{
ui32Register |= USB_RXCSRH1_AUTORQ;
}
//
// Configure the DMA Mode.
//
if(ui32Flags & USB_EP_DMA_MODE_1)
{
ui32Register |= USB_RXCSRH1_DMAEN | USB_RXCSRH1_DMAMOD;
}
else if(ui32Flags & USB_EP_DMA_MODE_0)
{
ui32Register |= USB_RXCSRH1_DMAEN;
}
//
// Write out the receive control value.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) =
(uint8_t)ui32Register;
}
}
}
//*****************************************************************************
//
//! Changes the speed of the connection for a host endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags are used to configure other endpoint settings.
//!
//! This function sets the USB speed for an IN or OUT endpoint in host mode.
//! The \e ui32Flags parameter specifies the speed using one of the following
//! values: \b USB_EP_SPEED_LOW, \b USB_EP_SPEED_FULL, or \b USB_EP_SPEED_HIGH.
//! The \e ui32Flags parameter also specifies which direction is set by
//! adding the logical OR in either \b USB_EP_HOST_IN or \b USB_EP_HOST_OUT.
//! All other flags are ignored. This function is typically only used for
//! endpoint 0, but could be used with other endpoints as well.
//!
//! \b Example: Set host transactions on endpoint 0 to full speed..
//!
//! \verbatim
//! //
//! // Set host endpoint 0 transactions to full speed.
//! //
//! USBHostEndpointSpeed(USB0_BASE, USB_EP_0, USB_EP_SPEED_FULL);
//! \endverbatim
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointSpeed(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
uint32_t ui32Reg;
uint32_t ui32Speed;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Create the register speed value.
//
if(ui32Flags & USB_EP_SPEED_HIGH)
{
ui32Speed = USB_TYPE0_SPEED_HIGH;
}
else if(ui32Flags & USB_EP_SPEED_FULL)
{
ui32Speed = USB_TYPE0_SPEED_FULL;
}
else
{
ui32Speed = USB_TYPE0_SPEED_LOW;
}
//
// Endpoint 0 is handled differently as it is bi-directional.
//
if(ui32Endpoint == USB_EP_0)
{
HWREGB(ui32Base + USB_O_TYPE0) = ui32Speed;
}
else if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Clear the current speed and set the new speed.
//
ui32Reg = (HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXTYPE1) &
~(USB_TXTYPE1_SPEED_M));
ui32Reg |= ui32Speed;
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXTYPE1) |= ui32Reg;
}
else
{
//
// Clear the current speed and set the new speed.
//
ui32Reg = (HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXTYPE1) &
~(USB_RXTYPE1_SPEED_M));
ui32Reg |= ui32Speed;
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXTYPE1) |= ui32Reg;
}
}
//*****************************************************************************
//
//! Sets the configuration for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32MaxPacketSize is the maximum packet size for this endpoint.
//! \param ui32Flags are used to configure other endpoint settings.
//!
//! This function sets the basic configuration for an endpoint in device mode.
//! Endpoint zero does not have a dynamic configuration, so this function
//! must not be called for endpoint zero. The \e ui32Flags parameter
//! determines some of the configuration while the other parameters provide the
//! rest.
//!
//! The \b USB_EP_MODE_ flags define what the type is for the specified endpoint.
//!
//! - \b USB_EP_MODE_CTRL is a control endpoint.
//! - \b USB_EP_MODE_ISOC is an isochronous endpoint.
//! - \b USB_EP_MODE_BULK is a bulk endpoint.
//! - \b USB_EP_MODE_INT is an interrupt endpoint.
//!
//! The \b USB_EP_DMA_MODE_ flags determine the type of DMA access to the
//! endpoint data FIFOs. The choice of the DMA mode depends on how the DMA
//! controller is configured and how it is being used. See the ``Using USB
//! with the uDMA Controller'' or the ''Using the integrated USB DMA
//! Controller'' section for more information on DMA configuration depending
//! on the type of DMA that is supported by the USB controller.
//!
//! When configuring an IN endpoint, the \b USB_EP_AUTO_SET bit can be
//! specified to cause the automatic transmission of data on the USB bus as
//! soon as \e ui32MaxPacketSize bytes of data are written into the FIFO for
//! this endpoint. This option is commonly used with DMA (both on devices
//! with integrated USB DMA as well as those that use uDMA) as no interaction
//! is required to start the transmission of data.
//!
//! When configuring an OUT endpoint, the \b USB_EP_AUTO_REQUEST bit is
//! specified to trigger the request for more data once the FIFO has been
//! drained enough to receive \e ui32MaxPacketSize more bytes of data. Also
//! for OUT endpoints, the \b USB_EP_AUTO_CLEAR bit can be used to clear the
//! data packet ready flag automatically once the data has been read from the
//! FIFO. If this option is not used, this flag must be manually cleared via a
//! call to USBDevEndpointStatusClear(). Both of these settings can be used to
//! remove the need for extra calls when using the controller with DMA.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32MaxPacketSize, uint32_t ui32Flags)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
//
// Determine if a transmit or receive endpoint is being configured.
//
if(ui32Flags & USB_EP_DEV_IN)
{
//
// Set the maximum packet size.
//
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXMAXP1) =
ui32MaxPacketSize;
//
// The transmit control value is zero unless options are enabled.
//
ui32Register = 0;
//
// Allow auto setting of TxPktRdy when max packet size has been loaded
// into the FIFO.
//
if(ui32Flags & USB_EP_AUTO_SET)
{
ui32Register |= USB_TXCSRH1_AUTOSET;
}
//
// Configure the DMA mode.
//
if(ui32Flags & USB_EP_DMA_MODE_1)
{
ui32Register |= USB_TXCSRH1_DMAEN | USB_TXCSRH1_DMAMOD;
}
else if(ui32Flags & USB_EP_DMA_MODE_0)
{
ui32Register |= USB_TXCSRH1_DMAEN;
}
//
// Enable isochronous mode if requested.
//
if((ui32Flags & USB_EP_MODE_MASK) == USB_EP_MODE_ISOC)
{
ui32Register |= USB_TXCSRH1_ISO;
}
//
// Write the transmit control value.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) =
(uint8_t)ui32Register;
//
// Reset the Data toggle to zero.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRL1) =
USB_TXCSRL1_CLRDT;
}
else
{
//
// Set the MaxPacketSize.
//
HWREGH(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXMAXP1) =
ui32MaxPacketSize;
//
// The receive control value is zero unless options are enabled.
//
ui32Register = 0;
//
// Allow auto clearing of RxPktRdy when packet of size max packet
// has been unloaded from the FIFO.
//
if(ui32Flags & USB_EP_AUTO_CLEAR)
{
ui32Register = USB_RXCSRH1_AUTOCL;
}
//
// Configure the DMA mode.
//
if(ui32Flags & USB_EP_DMA_MODE_1)
{
ui32Register |= USB_RXCSRH1_DMAEN | USB_RXCSRH1_DMAMOD;
}
else if(ui32Flags & USB_EP_DMA_MODE_0)
{
ui32Register |= USB_RXCSRH1_DMAEN;
}
//
// If requested, disable NYET responses for high-speed bulk and
// interrupt endpoints.
//
if(ui32Flags & USB_EP_DIS_NYET)
{
ui32Register |= USB_RXCSRH1_DISNYET;
}
//
// Enable isochronous mode if requested.
//
if((ui32Flags & USB_EP_MODE_MASK) == USB_EP_MODE_ISOC)
{
ui32Register |= USB_RXCSRH1_ISO;
}
//
// Write the receive control value.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) =
(uint8_t)ui32Register;
//
// Reset the Data toggle to zero.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRL1) =
USB_RXCSRL1_CLRDT;
}
}
//*****************************************************************************
//
//! Gets the current configuration for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param pui32MaxPacketSize is a pointer which is written with the maximum
//! packet size for this endpoint.
//! \param pui32Flags is a pointer which is written with the current endpoint
//! settings. On entry to the function, this pointer must contain either
//! \b USB_EP_DEV_IN or \b USB_EP_DEV_OUT to indicate whether the IN or OUT
//! endpoint is to be queried.
//!
//! This function returns the basic configuration for an endpoint in device
//! mode. The values returned in \e *pui32MaxPacketSize and \e *pui32Flags are
//! equivalent to the \e ui32MaxPacketSize and \e ui32Flags previously passed
//! to USBDevEndpointConfigSet() for this endpoint.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t *pui32MaxPacketSize, uint32_t *pui32Flags)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT(pui32MaxPacketSize && pui32Flags);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
//
// Determine if a transmit or receive endpoint is being queried.
//
if(*pui32Flags & USB_EP_DEV_IN)
{
//
// Clear the flags other than the direction bit.
//
*pui32Flags = USB_EP_DEV_IN;
//
// Get the maximum packet size.
//
*pui32MaxPacketSize = (uint32_t)HWREGH(ui32Base +
EP_OFFSET(ui32Endpoint) +
USB_O_TXMAXP1);
//
// Get the current transmit control register value.
//
ui32Register = (uint32_t)HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) +
USB_O_TXCSRH1);
//
// Are we allowing auto setting of TxPktRdy when max packet size has
// been loaded into the FIFO?
//
if(ui32Register & USB_TXCSRH1_AUTOSET)
{
*pui32Flags |= USB_EP_AUTO_SET;
}
//
// Get the DMA mode.
//
if(ui32Register & USB_TXCSRH1_DMAEN)
{
if(ui32Register & USB_TXCSRH1_DMAMOD)
{
*pui32Flags |= USB_EP_DMA_MODE_1;
}
else
{
*pui32Flags |= USB_EP_DMA_MODE_0;
}
}
//
// Are we in isochronous mode?
//
if(ui32Register & USB_TXCSRH1_ISO)
{
*pui32Flags |= USB_EP_MODE_ISOC;
}
else
{
//
// The hardware doesn't differentiate between bulk, interrupt
// and control mode for the endpoint so we just set something
// that isn't isochronous. This protocol ensures that anyone
// modifying the returned flags in preparation for a call to
// USBDevEndpointConfigSet do not see an unexpected mode change.
// If they decode the returned mode, however, they may be in for
// a surprise.
//
*pui32Flags |= USB_EP_MODE_BULK;
}
}
else
{
//
// Clear the flags other than the direction bit.
//
*pui32Flags = USB_EP_DEV_OUT;
//
// Get the MaxPacketSize.
//
*pui32MaxPacketSize = (uint32_t)HWREGH(ui32Base +
EP_OFFSET(ui32Endpoint) +
USB_O_RXMAXP1);
//
// Get the current receive control register value.
//
ui32Register = (uint32_t)HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) +
USB_O_RXCSRH1);
//
// Are we allowing auto clearing of RxPktRdy when packet of size max
// packet has been unloaded from the FIFO?
//
if(ui32Register & USB_RXCSRH1_AUTOCL)
{
*pui32Flags |= USB_EP_AUTO_CLEAR;
}
//
// Get the DMA mode.
//
if(ui32Register & USB_RXCSRH1_DMAEN)
{
if(ui32Register & USB_RXCSRH1_DMAMOD)
{
*pui32Flags |= USB_EP_DMA_MODE_1;
}
else
{
*pui32Flags |= USB_EP_DMA_MODE_0;
}
}
//
// Are we in isochronous mode?
//
if(ui32Register & USB_RXCSRH1_ISO)
{
*pui32Flags |= USB_EP_MODE_ISOC;
}
else
{
//
// The hardware doesn't differentiate between bulk, interrupt
// and control mode for the endpoint so we just set something
// that isn't isochronous. This protocol ensures that anyone
// modifying the returned flags in preparation for a call to
// USBDevEndpointConfigSet do not see an unexpected mode change.
// If they decode the returned mode, however, they may be in for
// a surprise.
//
*pui32Flags |= USB_EP_MODE_BULK;
}
}
}
//*****************************************************************************
//
//! Sets the FIFO configuration for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32FIFOAddress is the starting address for the FIFO.
//! \param ui32FIFOSize is the size of the FIFO specified by one of the
//! \b USB_FIFO_SZ_ values.
//! \param ui32Flags specifies what information to set in the FIFO
//! configuration.
//!
//! This function configures the starting FIFO RAM address and size of the FIFO
//! for a specified endpoint. Endpoint zero does not have a dynamically
//! configurable FIFO, so this function must not be called for endpoint zero.
//! The \e ui32FIFOSize parameter must be one of the values in the
//! \b USB_FIFO_SZ_ values.
//!
//! The \e ui32FIFOAddress value must be a multiple of 8 bytes and directly
//! indicates the starting address in the USB controller's FIFO RAM. For
//! example, a value of 64 indicates that the FIFO starts 64 bytes into
//! the USB controller's FIFO memory. The \e ui32Flags value specifies whether
//! the endpoint's OUT or IN FIFO must be configured. If in host mode, use
//! \b USB_EP_HOST_OUT or \b USB_EP_HOST_IN, and if in device mode, use
//! \b USB_EP_DEV_OUT or \b USB_EP_DEV_IN.
//!
//! \return None.
//
//*****************************************************************************
void
USBFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32FIFOAddress, uint32_t ui32FIFOSize,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
//
// See if the transmit or receive FIFO is being configured.
//
if(ui32Flags & (USB_EP_HOST_OUT | USB_EP_DEV_IN))
{
//
// Set the transmit FIFO location and size for this endpoint.
//
_USBIndexWrite(ui32Base, ui32Endpoint >> 4, USB_O_TXFIFOSZ,
ui32FIFOSize, 1);
_USBIndexWrite(ui32Base, ui32Endpoint >> 4, USB_O_TXFIFOADD,
ui32FIFOAddress >> 3, 2);
}
else
{
//
// Set the receive FIFO location and size for this endpoint.
//
_USBIndexWrite(ui32Base, ui32Endpoint >> 4, USB_O_RXFIFOSZ,
ui32FIFOSize, 1);
_USBIndexWrite(ui32Base, ui32Endpoint >> 4, USB_O_RXFIFOADD,
ui32FIFOAddress >> 3, 2);
}
}
//*****************************************************************************
//
//! Returns the FIFO configuration for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param pui32FIFOAddress is the starting address for the FIFO.
//! \param pui32FIFOSize is the size of the FIFO as specified by one of the
//! \b USB_FIFO_SZ_ values.
//! \param ui32Flags specifies what information to retrieve from the FIFO
//! configuration.
//!
//! This function returns the starting address and size of the FIFO for a
//! specified endpoint. Endpoint zero does not have a dynamically configurable
//! FIFO, so this function must not be called for endpoint zero. The
//! \e ui32Flags parameter specifies whether the endpoint's OUT or IN FIFO must
//! be read. If in host mode, the \e ui32Flags parameter must be
//! \b USB_EP_HOST_OUT or \b USB_EP_HOST_IN, and if in device mode, the
//! \e ui32Flags parameter must be either \b USB_EP_DEV_OUT or
//! \b USB_EP_DEV_IN.
//!
//! \return None.
//
//*****************************************************************************
void
USBFIFOConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t *pui32FIFOAddress, uint32_t *pui32FIFOSize,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
//
// See if the transmit or receive FIFO is being configured.
//
if(ui32Flags & (USB_EP_HOST_OUT | USB_EP_DEV_IN))
{
//
// Get the transmit FIFO location and size for this endpoint.
//
*pui32FIFOAddress = (_USBIndexRead(ui32Base, ui32Endpoint >> 4,
(uint32_t)USB_O_TXFIFOADD,
2)) << 3;
*pui32FIFOSize = _USBIndexRead(ui32Base, ui32Endpoint >> 4,
(uint32_t)USB_O_TXFIFOSZ, 1);
}
else
{
//
// Get the receive FIFO location and size for this endpoint.
//
*pui32FIFOAddress = (_USBIndexRead(ui32Base, ui32Endpoint >> 4,
(uint32_t)USB_O_RXFIFOADD,
2)) << 3;
*pui32FIFOSize = _USBIndexRead(ui32Base, ui32Endpoint >> 4,
(uint32_t)USB_O_RXFIFOSZ, 1);
}
}
//*****************************************************************************
//
//! Configure the DMA settings for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Config specifies the configuration options for an endpoint.
//!
//! This function configures the DMA settings for a specified endpoint without
//! changing other options that may already be configured. In order for the
//! DMA transfer to be enabled, the USBEndpointDMAEnable() function must be
//! called before starting the DMA transfer. The configuration
//! options are passed in the \e ui32Config parameter and can have the values
//! described below.
//!
//! One of the following values to specify direction:
//! - \b USB_EP_HOST_OUT or \b USB_EP_DEV_IN - This setting is used with
//! DMA transfers from memory to the USB controller.
//! - \b USB_EP_HOST_IN or \b USB_EP_DEV_OUT - This setting is used with
//! DMA transfers from the USB controller to memory.
//!
//! One of the following values:
//! - \b USB_EP_DMA_MODE_0(default) - This setting is typically used for
//! transfers that do not span multiple packets or when interrupts are
//! required for each packet.
//! - \b USB_EP_DMA_MODE_1 - This setting is typically used for
//! transfers that span multiple packets and do not require interrupts
//! between packets.
//!
//! Values only used with \b USB_EP_HOST_OUT or \b USB_EP_DEV_IN:
//! - \b USB_EP_AUTO_SET - This setting is used to allow transmit DMA transfers
//! to automatically be sent when a full packet is loaded into a FIFO.
//! This is needed with \b USB_EP_DMA_MODE_1 to ensure that packets go
//! out when the FIFO becomes full and the DMA has more data to send.
//!
//! Values only used with \b USB_EP_HOST_IN or \b USB_EP_DEV_OUT:
//! - \b USB_EP_AUTO_CLEAR - This setting is used to allow receive DMA
//! transfers to automatically be acknowledged as they are received. This is
//! needed with \b USB_EP_DMA_MODE_1 to ensure that packets continue to
//! be received and acknowledged when the FIFO is emptied by the DMA
//! transfer.
//!
//! Values only used with \b USB_EP_HOST_IN:
//! - \b USB_EP_AUTO_REQUEST - This setting is used to allow receive DMA
//! transfers to automatically request a new IN transaction when the
//! previous transfer has emptied the FIFO. This is typically used in
//! conjunction with \b USB_EP_AUTO_CLEAR so that receive DMA transfers
//! can continue without interrupting the main processor.
//!
//! \b Example: Set endpoint 1 receive endpoint to automatically acknowledge
//! request and automatically generate a new IN request in host mode.
//!
//! \verbatim
//! //
//! // Configure endpoint 1 for receiving multiple packets using DMA.
//! //
//! USBEndpointDMAConfigSet(USB0_BASE, USB_EP_1, USB_EP_HOST_IN |
//! USB_EP_DMA_MODE_1 |
//! USB_EP_AUTO_CLEAR |
//! USB_EP_AUTO_REQUEST);
//! \endverbatim
//!
//! \b Example: Set endpoint 2 transmit endpoint to automatically send each
//! packet in host mode when spanning multiple packets.
//!
//! \verbatim
//! //
//! // Configure endpoint 1 for transmitting multiple packets using DMA.
//! //
//! USBEndpointDMAConfigSet(USB0_BASE, USB_EP_2, USB_EP_HOST_OUT |
//! USB_EP_DMA_MODE_1 |
//! USB_EP_AUTO_SET);
//! \endverbatim
//!
//! \return None.
//
//*****************************************************************************
void
USBEndpointDMAConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Config)
{
uint32_t ui32NewConfig;
if(ui32Config & USB_EP_HOST_OUT)
{
//
// Clear mode and DMA enable.
//
ui32NewConfig =
(HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) &
~(USB_TXCSRH1_DMAMOD | USB_TXCSRH1_AUTOSET));
if(ui32Config & USB_EP_DMA_MODE_1)
{
ui32NewConfig |= USB_TXCSRH1_DMAMOD;
}
if(ui32Config & USB_EP_AUTO_SET)
{
ui32NewConfig |= USB_TXCSRH1_AUTOSET;
}
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) =
ui32NewConfig;
}
else
{
ui32NewConfig =
(HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) &
~(USB_RXCSRH1_AUTORQ | USB_RXCSRH1_AUTOCL | USB_RXCSRH1_DMAMOD));
if(ui32Config & USB_EP_DMA_MODE_1)
{
ui32NewConfig |= USB_RXCSRH1_DMAMOD;
}
if(ui32Config & USB_EP_AUTO_CLEAR)
{
ui32NewConfig |= USB_RXCSRH1_AUTOCL;
}
if(ui32Config & USB_EP_AUTO_REQUEST)
{
ui32NewConfig |= USB_RXCSRH1_AUTORQ;
}
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) =
ui32NewConfig;
}
}
//*****************************************************************************
//
//! Enable DMA on a specified endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags specifies which direction and what mode to use when
//! enabling DMA.
//!
//! This function enables DMA on a specified endpoint and configures the mode
//! according to the values in the \e ui32Flags parameter. The \e ui32Flags
//! parameter must have \b USB_EP_DEV_IN or \b USB_EP_DEV_OUT set. Once this
//! function is called the only DMA or error interrupts are generated by the
//! USB controller.
//!
//! \note If this function is called when an endpoint is configured in DMA
//! mode 0 the USB controller does not generate an interrupt.
//!
//! \return None.
//
//*****************************************************************************
void
USBEndpointDMAEnable(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// See if the transmit DMA is being enabled.
//
if(ui32Flags & USB_EP_DEV_IN)
{
//
// Enable DMA on the transmit endpoint.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) |=
USB_TXCSRH1_DMAEN;
}
else
{
//
// Enable DMA on the receive endpoint.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) |=
USB_RXCSRH1_DMAEN;
}
}
//*****************************************************************************
//
//! Disable DMA on a specified endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags specifies which direction to disable.
//!
//! This function disables DMA on a specified endpoint to allow non-DMA USB
//! transactions to generate interrupts normally. The \e ui32Flags parameter
//! must be \b USB_EP_DEV_IN or \b USB_EP_DEV_OUT; all other bits are ignored.
//!
//! \return None.
//
//*****************************************************************************
void
USBEndpointDMADisable(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Flags)
{
//
// If this was a request to disable DMA on the IN portion of the endpoint
// then handle it.
//
if(ui32Flags & USB_EP_DEV_IN)
{
//
// Just disable DMA leave the mode setting.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_TXCSRH1) &=
~USB_TXCSRH1_DMAEN;
}
else
{
//
// Just disable DMA leave the mode setting.
//
HWREGB(ui32Base + EP_OFFSET(ui32Endpoint) + USB_O_RXCSRH1) &=
~USB_RXCSRH1_DMAEN;
}
}
//*****************************************************************************
//
//! Determines the number of bytes of data available in a specified endpoint's
//! FIFO.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//!
//! This function returns the number of bytes of data currently available in
//! the FIFO for the specified receive (OUT) endpoint. It may be used prior to
//! calling USBEndpointDataGet() to determine the size of buffer required to
//! hold the newly-received packet.
//!
//! \return This call returns the number of bytes available in a specified endpoint
//! FIFO.
//
//*****************************************************************************
uint32_t
USBEndpointDataAvail(uint32_t ui32Base, uint32_t ui32Endpoint)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Get the address of the receive status register to use, based on the
// endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
ui32Register = USB_O_CSRL0;
}
else
{
ui32Register = USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint);
}
//
// Is there a packet ready in the FIFO?
//
if((HWREGH(ui32Base + ui32Register) & USB_CSRL0_RXRDY) == 0)
{
return(0);
}
//
// Return the byte count in the FIFO.
//
return(HWREGH(ui32Base + USB_O_COUNT0 + ui32Endpoint));
}
//*****************************************************************************
//
//! Retrieves data from the specified endpoint's FIFO.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param pui8Data is a pointer to the data area used to return the data from
//! the FIFO.
//! \param pui32Size is initially the size of the buffer passed into this call
//! via the \e pui8Data parameter. It is set to the amount of data returned in
//! the buffer.
//!
//! This function returns the data from the FIFO for the specified endpoint.
//! The \e pui32Size parameter indicates the size of the buffer passed in
//! the \e pui32Data parameter. The data in the \e pui32Size parameter is
//! changed to match the amount of data returned in the \e pui8Data parameter.
//! If a zero-byte packet is received, this call does not return an error but
//! instead just returns a zero in the \e pui32Size parameter. The only error
//! case occurs when there is no data packet available.
//!
//! \return This call returns 0, or -1 if no packet was received.
//
//*****************************************************************************
int32_t
USBEndpointDataGet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint8_t *pui8Data, uint32_t *pui32Size)
{
uint32_t ui32Register, ui32ByteCount, ui32FIFO;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Get the address of the receive status register to use, based on the
// endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
ui32Register = USB_O_CSRL0;
}
else
{
ui32Register = USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint);
}
//
// Don't allow reading of data if the RxPktRdy bit is not set.
//
if((HWREGH(ui32Base + ui32Register) & USB_CSRL0_RXRDY) == 0)
{
//
// Can't read the data because none is available.
//
*pui32Size = 0;
//
// Return a failure since there is no data to read.
//
return(-1);
}
//
// Get the byte count in the FIFO.
//
ui32ByteCount = HWREGH(ui32Base + USB_O_COUNT0 + ui32Endpoint);
//
// Determine how many bytes are copied.
//
ui32ByteCount = (ui32ByteCount < *pui32Size) ? ui32ByteCount : *pui32Size;
//
// Return the number of bytes we are going to read.
//
*pui32Size = ui32ByteCount;
//
// Calculate the FIFO address.
//
ui32FIFO = ui32Base + USB_O_FIFO0 + (ui32Endpoint >> 2);
//
// Read the data out of the FIFO.
//
for(; ui32ByteCount > 0; ui32ByteCount--)
{
//
// Read a byte at a time from the FIFO.
//
*pui8Data++ = HWREGB(ui32FIFO);
}
//
// Success.
//
return(0);
}
//*****************************************************************************
//
//! Acknowledge that data was read from the specified endpoint's FIFO in device
//! mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param bIsLastPacket indicates if this packet is the last one.
//!
//! This function acknowledges that the data was read from the endpoint's FIFO.
//! The \e bIsLastPacket parameter is set to a \b true value if this is the
//! last in a series of data packets on endpoint zero. The \e bIsLastPacket
//! parameter is not used for endpoints other than endpoint zero. This call
//! can be used if processing is required between reading the data and
//! acknowledging that the data has been read.
//!
//! \note This function must only be called in device mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevEndpointDataAck(uint32_t ui32Base, uint32_t ui32Endpoint,
bool bIsLastPacket)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Determine which endpoint is being acked.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Clear RxPktRdy, and optionally DataEnd, on endpoint zero.
//
HWREGB(ui32Base + USB_O_CSRL0) =
USB_CSRL0_RXRDYC | (bIsLastPacket ? USB_CSRL0_DATAEND : 0);
}
else
{
//
// Clear RxPktRdy on all other endpoints.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(USB_RXCSRL1_RXRDY);
}
}
//*****************************************************************************
//
//! Acknowledge that data was read from the specified endpoint's FIFO in host
//! mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//!
//! This function acknowledges that the data was read from the endpoint's FIFO.
//! This call is used if processing is required between reading the data and
//! acknowledging that the data has been read.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostEndpointDataAck(uint32_t ui32Base, uint32_t ui32Endpoint)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Clear RxPktRdy.
//
if(ui32Endpoint == USB_EP_0)
{
HWREGB(ui32Base + USB_O_CSRL0) &= ~USB_CSRL0_RXRDY;
}
else
{
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &=
~(USB_RXCSRL1_RXRDY);
}
}
//*****************************************************************************
//
//! Puts data into the specified endpoint's FIFO.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param pui8Data is a pointer to the data area used as the source for the
//! data to put into the FIFO.
//! \param ui32Size is the amount of data to put into the FIFO.
//!
//! This function puts the data from the \e pui8Data parameter into the FIFO
//! for this endpoint. If a packet is already pending for transmission, then
//! this call does not put any of the data into the FIFO and returns -1. Care
//! must be taken to not write more data than can fit into the FIFO
//! allocated by the call to USBFIFOConfigSet().
//!
//! \return This call returns 0 on success, or -1 to indicate that the FIFO
//! is in use and cannot be written.
//
//*****************************************************************************
int32_t
USBEndpointDataPut(uint32_t ui32Base, uint32_t ui32Endpoint,
uint8_t *pui8Data, uint32_t ui32Size)
{
uint32_t ui32FIFO;
uint8_t ui8TxPktRdy;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Get the bit position of TxPktRdy based on the endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
ui8TxPktRdy = USB_CSRL0_TXRDY;
}
else
{
ui8TxPktRdy = USB_TXCSRL1_TXRDY;
}
//
// Don't allow transmit of data if the TxPktRdy bit is already set.
//
if(HWREGB(ui32Base + USB_O_CSRL0 + ui32Endpoint) & ui8TxPktRdy)
{
return(-1);
}
//
// Calculate the FIFO address.
//
ui32FIFO = ui32Base + USB_O_FIFO0 + (ui32Endpoint >> 2);
//
// Write the data to the FIFO.
//
for(; ui32Size > 0; ui32Size--)
{
HWREGB(ui32FIFO) = *pui8Data++;
}
//
// Success.
//
return(0);
}
//*****************************************************************************
//
//! Starts the transfer of data from an endpoint's FIFO.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32TransType is set to indicate what type of data is being sent.
//!
//! This function starts the transfer of data from the FIFO for a specified
//! endpoint. This function is called if the \b USB_EP_AUTO_SET bit was
//! not enabled for the endpoint. Setting the \e ui32TransType parameter
//! allows the appropriate signaling on the USB bus for the type of transaction
//! being requested. The \e ui32TransType parameter must be one of the
//! following:
//!
//! - \b USB_TRANS_OUT for OUT transaction on any endpoint in host mode.
//! - \b USB_TRANS_IN for IN transaction on any endpoint in device mode.
//! - \b USB_TRANS_IN_LAST for the last IN transaction on endpoint zero in a
//! sequence of IN transactions.
//! - \b USB_TRANS_SETUP for setup transactions on endpoint zero.
//! - \b USB_TRANS_STATUS for status results on endpoint zero.
//!
//! \return This call returns 0 on success, or -1 if a transmission is already
//! in progress.
//
//*****************************************************************************
int32_t
USBEndpointDataSend(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32TransType)
{
uint32_t ui32TxPktRdy;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Get the bit position of TxPktRdy based on the endpoint.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Don't allow transmit of data if the TxPktRdy bit is already set.
//
if(HWREGB(ui32Base + USB_O_CSRL0) & USB_CSRL0_TXRDY)
{
return(-1);
}
ui32TxPktRdy = ui32TransType & 0xff;
}
else
{
//
// Don't allow transmit of data if the TxPktRdy bit is already set.
//
if(HWREGB(ui32Base + USB_O_CSRL0 + ui32Endpoint) & USB_TXCSRL1_TXRDY)
{
return(-1);
}
ui32TxPktRdy = (ui32TransType >> 8) & 0xff;
}
//
// Set TxPktRdy in order to send the data.
//
HWREGB(ui32Base + USB_O_CSRL0 + ui32Endpoint) = ui32TxPktRdy;
//
// Success.
//
return(0);
}
//*****************************************************************************
//
//! Forces a flush of an endpoint's FIFO.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags specifies if the IN or OUT endpoint is accessed.
//!
//! This function forces the USB controller to flush out the data in the FIFO.
//! The function can be called with either host or device controllers and
//! requires the \e ui32Flags parameter be one of \b USB_EP_HOST_OUT,
//! \b USB_EP_HOST_IN, \b USB_EP_DEV_OUT, or \b USB_EP_DEV_IN.
//!
//! \return None.
//
//*****************************************************************************
void
USBFIFOFlush(uint32_t ui32Base, uint32_t ui32Endpoint, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Endpoint zero has a different register set for FIFO flushing.
//
if(ui32Endpoint == USB_EP_0)
{
//
// Nothing in the FIFO if neither of these bits are set.
//
if((HWREGB(ui32Base + USB_O_CSRL0) &
(USB_CSRL0_RXRDY | USB_CSRL0_TXRDY)) != 0)
{
//
// Hit the Flush FIFO bit.
//
HWREGB(ui32Base + USB_O_CSRH0) = USB_CSRH0_FLUSH;
}
}
else
{
//
// Only reset the IN or OUT FIFO.
//
if(ui32Flags & (USB_EP_HOST_OUT | USB_EP_DEV_IN))
{
//
// Make sure the FIFO is not empty.
//
if(HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) &
USB_TXCSRL1_TXRDY)
{
//
// Hit the Flush FIFO bit.
//
HWREGB(ui32Base + USB_O_TXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_TXCSRL1_FLUSH;
}
}
else
{
//
// Make sure that the FIFO is not empty.
//
if(HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) &
USB_RXCSRL1_RXRDY)
{
//
// Hit the Flush FIFO bit.
//
HWREGB(ui32Base + USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint)) |=
USB_RXCSRL1_FLUSH;
}
}
}
}
//*****************************************************************************
//
//! Schedules a request for an IN transaction on an endpoint in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//!
//! This function schedules a request for an IN transaction. When the USB
//! device being communicated with responds with the data, the data can be
//! retrieved by calling USBEndpointDataGet() or via a DMA transfer.
//!
//! \note This function must only be called in host mode and only for IN
//! endpoints.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostRequestIN(uint32_t ui32Base, uint32_t ui32Endpoint)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Endpoint zero uses a different offset than the other endpoints.
//
if(ui32Endpoint == USB_EP_0)
{
ui32Register = USB_O_CSRL0;
}
else
{
ui32Register = USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint);
}
//
// Set the request for an IN transaction.
//
HWREGB(ui32Base + ui32Register) = USB_RXCSRL1_REQPKT;
}
//*****************************************************************************
//
//! Clears a scheduled IN transaction for an endpoint in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//!
//! This function clears a previously scheduled IN transaction if it is still
//! pending. This function is used to safely disable any scheduled IN
//! transactions if the endpoint specified by \e ui32Endpoint is reconfigured
//! for communications with other devices.
//!
//! \note This function must only be called in host mode and only for IN
//! endpoints.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostRequestINClear(uint32_t ui32Base, uint32_t ui32Endpoint)
{
uint32_t ui32Register;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// Endpoint zero uses a different offset than the other endpoints.
//
if(ui32Endpoint == USB_EP_0)
{
ui32Register = USB_O_CSRL0;
}
else
{
ui32Register = USB_O_RXCSRL1 + EP_OFFSET(ui32Endpoint);
}
//
// Clear the request for an IN transaction.
//
HWREGB(ui32Base + ui32Register) &= ~USB_RXCSRL1_REQPKT;
}
//*****************************************************************************
//
//! Issues a request for a status IN transaction on endpoint zero.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function is used to cause a request for a status IN transaction from
//! a device on endpoint zero. This function can only be used with endpoint
//! zero as that is the only control endpoint that supports this ability. This
//! function is used to complete the last phase of a control transaction to a
//! device and an interrupt is signaled when the status packet has been
//! received.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostRequestStatus(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Set the request for a status IN transaction.
//
HWREGB(ui32Base + USB_O_CSRL0) = USB_CSRL0_REQPKT | USB_CSRL0_STATUS;
}
//*****************************************************************************
//
//! Sets the functional address for the device that is connected to an
//! endpoint in host mode.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Addr is the functional address for the controller to use for
//! this endpoint.
//! \param ui32Flags determines if this is an IN or an OUT endpoint.
//!
//! This function configures the functional address for a device that is using
//! this endpoint for communication. This \e ui32Addr parameter is the address
//! of the target device that this endpoint is communicating with. The
//! \e ui32Flags parameter indicates if the IN or OUT endpoint is set.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint, uint32_t ui32Addr,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// See if the transmit or receive address is set.
//
if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Set the transmit address.
//
HWREGB(ui32Base + USB_O_TXFUNCADDR0 + (ui32Endpoint >> 1)) = ui32Addr;
}
else
{
//
// Set the receive address.
//
HWREGB(ui32Base + USB_O_TXFUNCADDR0 + 4 + (ui32Endpoint >> 1)) =
ui32Addr;
}
}
//*****************************************************************************
//
//! Gets the current functional device address for an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags determines if this is an IN or an OUT endpoint.
//!
//! This function returns the current functional address that an endpoint is
//! using to communicate with a device. The \e ui32Flags parameter determines
//! if the IN or OUT endpoint's device address is returned.
//!
//! \note This function must only be called in host mode.
//!
//! \return Returns the current function address being used by an endpoint.
//
//*****************************************************************************
uint32_t
USBHostAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// See if the transmit or receive address is returned.
//
if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Return this endpoint's transmit address.
//
return(HWREGB(ui32Base + USB_O_TXFUNCADDR0 + (ui32Endpoint >> 1)));
}
else
{
//
// Return this endpoint's receive address.
//
return(HWREGB(ui32Base + USB_O_TXFUNCADDR0 + 4 + (ui32Endpoint >> 1)));
}
}
//*****************************************************************************
//
//! Sets the hub address for the device that is connected to an endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Addr is the hub address and port for the device using this
//! endpoint. The hub address must be defined in bits 0 through 6 with the
//! port number in bits 8 through 14.
//! \param ui32Flags determines if this is an IN or an OUT endpoint.
//!
//! This function configures the hub address for a device that is using this
//! endpoint for communication. The \e ui32Flags parameter determines if the
//! device address for the IN or the OUT endpoint is configured by this call
//! and sets the speed of the downstream device. Valid values are one of
//! \b USB_EP_HOST_OUT or \b USB_EP_HOST_IN optionally ORed with
//! \b USB_EP_SPEED_LOW.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostHubAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint, uint32_t ui32Addr,
uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// See if the hub transmit or receive address is being set.
//
if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Set the hub transmit address and port number for this endpoint.
//
HWREGH(ui32Base + USB_O_TXHUBADDR0 + (ui32Endpoint >> 1)) = ui32Addr;
}
else
{
//
// Set the hub receive address and port number for this endpoint.
//
HWREGH(ui32Base + USB_O_TXHUBADDR0 + 4 + (ui32Endpoint >> 1)) =
ui32Addr;
}
//
// Set the speed of communication for endpoint 0. This configuration is
// done here because it changes on a transaction-by-transaction basis for
// EP0. For other endpoints, this is set in USBHostEndpointConfig().
//
if(ui32Endpoint == USB_EP_0)
{
if(ui32Flags & USB_EP_SPEED_FULL)
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_FULL;
}
else if(ui32Flags & USB_EP_SPEED_HIGH)
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_HIGH;
}
else
{
HWREGB(ui32Base + USB_O_TYPE0) = USB_TYPE0_SPEED_LOW;
}
}
}
//*****************************************************************************
//
//! Gets the current device hub address for this endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint to access.
//! \param ui32Flags determines if this is an IN or an OUT endpoint.
//!
//! This function returns the current hub address that an endpoint is using
//! to communicate with a device. The \e ui32Flags parameter determines if the
//! device address for the IN or OUT endpoint is returned.
//!
//! \note This function must only be called in host mode.
//!
//! \return This function returns the current hub address being used by an
//! endpoint.
//
//*****************************************************************************
uint32_t
USBHostHubAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_0) || (ui32Endpoint == USB_EP_1) ||
(ui32Endpoint == USB_EP_2) || (ui32Endpoint == USB_EP_3) ||
(ui32Endpoint == USB_EP_4) || (ui32Endpoint == USB_EP_5) ||
(ui32Endpoint == USB_EP_6) || (ui32Endpoint == USB_EP_7));
//
// See if the hub transmit or receive address is returned.
//
if(ui32Flags & USB_EP_HOST_OUT)
{
//
// Return the hub transmit address for this endpoint.
//
return(HWREGB(ui32Base + USB_O_TXHUBADDR0 + (ui32Endpoint >> 1)));
}
else
{
//
// Return the hub receive address for this endpoint.
//
return(HWREGB(ui32Base + USB_O_TXHUBADDR0 + 4 + (ui32Endpoint >> 1)));
}
}
//*****************************************************************************
//
//! Sets the configuration for USB power fault.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Flags specifies the configuration of the power fault.
//!
//! This function controls how the USB controller uses its external power
//! control pins (USBnPFLT and USBnEPEN). The flags specify the power
//! fault level sensitivity, the power fault action, and the power enable level
//! and source.
//!
//! One of the following can be selected as the power fault level sensitivity:
//!
//! - \b USB_HOST_PWRFLT_LOW - An external power fault is indicated by the pin
//! being driven low.
//! - \b USB_HOST_PWRFLT_HIGH - An external power fault is indicated by the pin
//! being driven high.
//!
//! One of the following can be selected as the power fault action:
//!
//! - \b USB_HOST_PWRFLT_EP_NONE - No automatic action when power fault
//! detected.
//! - \b USB_HOST_PWRFLT_EP_TRI - Automatically tri-state the USBnEPEN pin on a
//! power fault.
//! - \b USB_HOST_PWRFLT_EP_LOW - Automatically drive USBnEPEN pin low on a
//! power fault.
//! - \b USB_HOST_PWRFLT_EP_HIGH - Automatically drive USBnEPEN pin high on a
//! power fault.
//!
//! One of the following can be selected as the power enable level and source:
//!
//! - \b USB_HOST_PWREN_MAN_LOW - USBnEPEN is driven low by the USB controller
//! when USBHostPwrEnable() is called.
//! - \b USB_HOST_PWREN_MAN_HIGH - USBnEPEN is driven high by the USB
//! controller when USBHostPwrEnable() is
//! called.
//! - \b USB_HOST_PWREN_AUTOLOW - USBnEPEN is driven low by the USB controller
//! automatically if USBOTGSessionRequest() has
//! enabled a session.
//! - \b USB_HOST_PWREN_AUTOHIGH - USBnEPEN is driven high by the USB
//! controller automatically if
//! USBOTGSessionRequest() has enabled a
//! session.
//!
//! When using the VBUS glitch filter, the \b USB_HOST_PWREN_FILTER can be
//! addded to ignore small, short drops in VBUS level caused by high power
//! consumption. This feature is mainly used to avoid causing VBUS errors
//! caused by devices with high in-rush current.
//!
//! \note This function must only be called on microcontrollers that support
//! host mode or OTG operation. The \b USB_HOST_PWREN_AUTOLOW and
//! \b USB_HOST_PWREN_AUTOHIGH parameters can only be specified on devices that
//! support OTG operation.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostPwrConfig(uint32_t ui32Base, uint32_t ui32Flags)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Flags & ~(USB_HOST_PWREN_FILTER | USB_EPC_PFLTACT_M |
USB_EPC_PFLTAEN | USB_EPC_PFLTSEN_HIGH |
USB_EPC_EPEN_M)) == 0);
//
// If requested, enable VBUS droop detection on parts that support this
// feature.
//
HWREG(ui32Base + USB_O_VDC) = ui32Flags >> 16;
//
// Set the power fault configuration as specified. This configuration
// does not change whether fault detection is enabled or not.
//
HWREGH(ui32Base + USB_O_EPC) =
(ui32Flags | (HWREGH(ui32Base + USB_O_EPC) &
~(USB_EPC_PFLTACT_M | USB_EPC_PFLTAEN |
USB_EPC_PFLTSEN_HIGH | USB_EPC_EPEN_M)));
}
//*****************************************************************************
//
//! Enables power fault detection.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function enables power fault detection in the USB controller. If the
//! USBnPFLT pin is not in use, this function must not be used.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostPwrFaultEnable(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Enable power fault input.
//
HWREGH(ui32Base + USB_O_EPC) |= USB_EPC_PFLTEN;
}
//*****************************************************************************
//
//! Disables power fault detection.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function disables power fault detection in the USB controller.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostPwrFaultDisable(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Enable power fault input.
//
HWREGH(ui32Base + USB_O_EPC) &= ~USB_EPC_PFLTEN;
}
//*****************************************************************************
//
//! Enables the external power pin.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function enables the USBnEPEN signal, which enables an external power
//! supply in host mode operation.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostPwrEnable(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Enable the external power supply enable signal.
//
HWREGH(ui32Base + USB_O_EPC) |= USB_EPC_EPENDE;
}
//*****************************************************************************
//
//! Disables the external power pin.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function disables the USBnEPEN signal, which disables an external
//! power supply in host mode operation.
//!
//! \note This function must only be called in host mode.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostPwrDisable(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Disable the external power supply enable signal.
//
HWREGH(ui32Base + USB_O_EPC) &= ~USB_EPC_EPENDE;
}
//*****************************************************************************
//
//! Gets the current frame number.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the last frame number received.
//!
//! \return The last frame number received.
//
//*****************************************************************************
uint32_t
USBFrameNumberGet(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Return the most recent frame number.
//
return(HWREGH(ui32Base + USB_O_FRAME));
}
//*****************************************************************************
//
//! Starts or ends a session.
//!
//! \param ui32Base specifies the USB module base address.
//! \param bStart specifies if this call starts or ends a session.
//!
//! This function is used in OTG mode to start a session request or end a
//! session. If the \e bStart parameter is set to \b true, then this function
//! starts a session and if it is \b false it ends a session.
//!
//! \return None.
//
//*****************************************************************************
void
USBOTGSessionRequest(uint32_t ui32Base, bool bStart)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Start or end the session as directed.
//
if(bStart)
{
HWREGB(ui32Base + USB_O_DEVCTL) |= USB_DEVCTL_SESSION;
}
else
{
HWREGB(ui32Base + USB_O_DEVCTL) &= ~USB_DEVCTL_SESSION;
}
}
//*****************************************************************************
//
//! Returns the absolute FIFO address for a specified endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies which endpoint's FIFO address to return.
//!
//! This function returns the actual physical address of the FIFO. This
//! address is needed when the USB is going to be used with the uDMA
//! controller and the source or destination address must be set to the
//! physical FIFO address for a specified endpoint. This function can also be
//! used to provide the physical address to manually read data from an
//! endpoints FIFO.
//!
//! \return None.
//
//*****************************************************************************
uint32_t
USBFIFOAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint)
{
//
// Return the FIFO address for this endpoint.
//
return(ui32Base + USB_O_FIFO0 + (ui32Endpoint >> 2));
}
//*****************************************************************************
//
//! Returns the current operating mode of the controller.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current operating mode on USB controllers with
//! OTG or Dual mode functionality.
//!
//! For OTG controllers:
//!
//! The function returns one of the following values on OTG controllers:
//!
//! \b USB_OTG_MODE_ASIDE_HOST indicates that the controller is in host mode
//! on the A-side of the cable.
//!
//! \b USB_OTG_MODE_ASIDE_DEV indicates that the controller is in device mode
//! on the A-side of the cable.
//!
//! \b USB_OTG_MODE_BSIDE_HOST indicates that the controller is in host mode
//! on the B-side of the cable.
//!
//! \b USB_OTG_MODE_BSIDE_DEV indicates that the controller is in device mode
//! on the B-side of the cable. If an OTG session request is started with no
//! cable in place, this mode is the default.
//!
//! \b USB_OTG_MODE_NONE indicates that the controller is not attempting to
//! determine its role in the system.
//!
//! For Dual Mode controllers:
//!
//! The function returns one of the following values:
//!
//! \b USB_DUAL_MODE_HOST indicates that the controller is acting as a host.
//!
//! \b USB_DUAL_MODE_DEVICE indicates that the controller acting as a device.
//!
//! \b USB_DUAL_MODE_NONE indicates that the controller is not active as
//! either a host or device.
//!
//! \return Returns \b USB_OTG_MODE_ASIDE_HOST, \b USB_OTG_MODE_ASIDE_DEV,
//! \b USB_OTG_MODE_BSIDE_HOST, \b USB_OTG_MODE_BSIDE_DEV,
//! \b USB_OTG_MODE_NONE, \b USB_DUAL_MODE_HOST, \b USB_DUAL_MODE_DEVICE, or
//! \b USB_DUAL_MODE_NONE.
//
//*****************************************************************************
uint32_t
USBModeGet(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Checks the current mode in the USB_O_DEVCTL and returns the current
// mode.
//
// USB_OTG_MODE_ASIDE_HOST: USB_DEVCTL_HOST | USB_DEVCTL_SESSION
// USB_OTG_MODE_ASIDE_DEV: USB_DEVCTL_SESSION
// USB_OTG_MODE_BSIDE_HOST: USB_DEVCTL_DEV | USB_DEVCTL_SESSION |
// USB_DEVCTL_HOST
// USB_OTG_MODE_BSIDE_DEV: USB_DEVCTL_DEV | USB_DEVCTL_SESSION
// USB_OTG_MODE_NONE: USB_DEVCTL_DEV
//
return(HWREGB(ui32Base + USB_O_DEVCTL) &
(USB_DEVCTL_DEV | USB_DEVCTL_HOST | USB_DEVCTL_SESSION |
USB_DEVCTL_VBUS_M));
}
//*****************************************************************************
//
//! Sets the DMA channel to use for a specified endpoint.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint specifies which endpoint's FIFO address to return.
//! \param ui32Channel specifies which DMA channel to use for which endpoint.
//!
//! This function is used to configure which DMA channel to use with a specified
//! endpoint. Receive DMA channels can only be used with receive endpoints
//! and transmit DMA channels can only be used with transmit endpoints. As a
//! result, the 3 receive and 3 transmit DMA channels can be mapped to any
//! endpoint other than 0. The values that are passed into the
//! \e ui32Channel value are the UDMA_CHANNEL_USBEP* values defined in udma.h.
//!
//! \note This function only has an effect on microcontrollers that have the
//! ability to change the DMA channel for an endpoint. Calling this function
//! on other devices has no effect.
//!
//! \return None.
//!
//*****************************************************************************
void
USBEndpointDMAChannel(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Channel)
{
uint32_t ui32Mask;
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
ASSERT((ui32Endpoint == USB_EP_1) || (ui32Endpoint == USB_EP_2) ||
(ui32Endpoint == USB_EP_3) || (ui32Endpoint == USB_EP_4) ||
(ui32Endpoint == USB_EP_5) || (ui32Endpoint == USB_EP_6) ||
(ui32Endpoint == USB_EP_7));
ASSERT(ui32Channel <= UDMA_CHANNEL_USBEP3TX);
//
// The input select mask must be shifted into the correct position
// based on the channel.
//
ui32Mask = 0xf << (ui32Channel * 4);
//
// Clear out the current selection for the channel.
//
ui32Mask = HWREG(ui32Base + USB_O_DMASEL) & (~ui32Mask);
//
// The input select is now shifted into the correct position based on the
// channel.
//
ui32Mask |= (USBEPToIndex(ui32Endpoint)) << (ui32Channel * 4);
//
// Write the value out to the register.
//
HWREG(ui32Base + USB_O_DMASEL) = ui32Mask;
}
//*****************************************************************************
//
//! Change the mode of the USB controller to host.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function changes the mode of the USB controller to host mode.
//!
//! \note This function must only be called on microcontrollers that support
//! OTG operation.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostMode(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Force mode in OTG parts that support forcing USB controller mode.
// This bit is not writable in USB controllers that do not support
// forcing the mode. Not setting the USB_GPCS_DEVMOD bit makes this a
// force of host mode.
//
HWREGB(ui32Base + USB_O_GPCS) = USB_GPCS_DEVMODOTG;
}
//*****************************************************************************
//
//! Change the mode of the USB controller to device.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function changes the mode of the USB controller to device mode.
//!
//! \note This function must only be called on microcontrollers that support
//! OTG operation.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevMode(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Set the USB controller mode to device.
//
HWREGB(ui32Base + USB_O_GPCS) = USB_GPCS_DEVMODOTG | USB_GPCS_DEVMOD;
}
//*****************************************************************************
//
//! Changes the mode of the USB controller to OTG.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function changes the mode of the USB controller to OTG mode. This
//! function is only valid on microcontrollers that have the OTG capabilities.
//!
//! \return None.
//
//*****************************************************************************
void
USBOTGMode(uint32_t ui32Base)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
//
// Disable the override of the USB controller mode when running on an OTG
// device.
//
HWREGB(ui32Base + USB_O_GPCS) = 0;
}
//*****************************************************************************
//
//! Change the operating mode of the USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Mode specifies the operating mode of the USB OTG pins.
//!
//! This function changes the operating modes of the USB controller. When
//! operating in full OTG mode, the USB controller uses the VBUS and ID pins to
//! detect mode and voltage changes. While these pins are primarily used in
//! OTG mode, they can also affect the operation of host and device modes. In
//! device mode, the USB controller can be configured to monitor or ignore
//! VBUS. Monitoring VBUS allows the controller to determine if it has been
//! disconnected from the host. In host mode, the USB controller uses the
//! VBUS pin to detect loss of VBUS caused by excessive power draw due to a
//! drop in the VBUS voltage. This call takes the place of USBHostMode(),
//! USBDevMode(), and USBOTGMode(). The \e ui32Mode value should be one of
//! the following values:
//!
//! - \b USB_MODE_OTG enables operating in full OTG mode, VBUS and ID are
//! used by the controller.
//! - \b USB_MODE_HOST enables operating only as a host with no monitoring of
//! VBUS or ID pins.
//! - \b USB_MODE_HOST_VBUS enables operating only as a host with monitoring of
//! VBUS pin. This configuration enables detection of VBUS droop while still
//! forcing host mode.
//! - \b USB_MODE_DEVICE enables operating only as a device with no monitoring
//! of VBUS or ID pins.
//! - \b USB_MODE_DEVICE_VBUS enables operating only as a device with
//! monitoring of VBUS pin. This configuration enables disconnect detection
//! while still forcing device mode.
//!
//! \note Some of the options above are not available on some Tiva devices.
//! Please check the data sheet to determine if the USB controller supports a
//! particular mode.
//!
//! \b Example: Force device mode but allow monitoring of the USB VBUS pin.
//!
//! \verbatim
//! //
//! // Force device mode but allow monitoring of VBUS for disconnect.
//! //
//! USBModeConfig(USB_MODE_DEVICE_VBUS);
//! \endverbatim
//!
//! \return None.
//
//*****************************************************************************
void
USBModeConfig(uint32_t ui32Base, uint32_t ui32Mode)
{
//
// Check the arguments.
//
ASSERT(ui32Base == USB0_BASE);
HWREG(ui32Base + USB_O_GPCS) = ui32Mode;
}
//*****************************************************************************
//
//! Powers off the internal USB PHY.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function powers off the internal USB PHY, reducing the current
//! consumption of the device. While in the powered-off state, the USB
//! controller is unable to operate.
//!
//! \return None.
//
//*****************************************************************************
void
USBPHYPowerOff(uint32_t ui32Base)
{
//
// Set the PWRDNPHY bit in the PHY, putting it into its low power mode.
//
HWREGB(ui32Base + USB_O_POWER) |= USB_POWER_PWRDNPHY;
}
//*****************************************************************************
//
//! Powers on the internal USB PHY.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function powers on the internal USB PHY, enabling it return to normal
//! operation. By default, the PHY is powered on, so this function must
//! only be called if USBPHYPowerOff() has previously been called.
//!
//! \return None.
//
//*****************************************************************************
void
USBPHYPowerOn(uint32_t ui32Base)
{
//
// Clear the PWRDNPHY bit in the PHY, putting it into normal operating
// mode.
//
HWREGB(ui32Base + USB_O_POWER) &= ~USB_POWER_PWRDNPHY;
}
//*****************************************************************************
//
//! Sets the number of packets to request when transferring multiple bulk
//! packets.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Endpoint is the endpoint index to target for this write.
//! \param ui32Count is the number of packets to request.
//!
//! This function sets the number of consecutive bulk packets to request
//! when transferring multiple bulk packets with DMA.
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBEndpointPacketCountSet(uint32_t ui32Base, uint32_t ui32Endpoint,
uint32_t ui32Count)
{
HWREG(ui32Base + USB_O_RQPKTCOUNT1 +
(0x4 * (USBEPToIndex(ui32Endpoint) - 1))) = ui32Count;
}
//*****************************************************************************
//
//! Returns the number of USB endpoint pairs on the device.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the number of endpoint pairs supported by the USB
//! controller corresponding to the passed base address. The value returned is
//! the number of IN or OUT endpoints available and does not include endpoint 0
//! (the control endpoint). For example, if 15 is returned, there are 15 IN
//! and 15 OUT endpoints available in addition to endpoint 0.
//!
//! \return Returns the number of IN or OUT endpoints available.
//
//*****************************************************************************
uint32_t
USBNumEndpointsGet(uint32_t ui32Base)
{
//
// Read the number of endpoints from the hardware. The number of TX and
// RX endpoints are always the same.
//
return(HWREGB(ui32Base + USB_O_EPINFO) & USB_EPINFO_TXEP_M);
}
//*****************************************************************************
//
//! Returns the version of the USB controller.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the version number of the USB controller, which can
//! be be used to adjust for slight differences between the USB controllers in
//! the Tiva family. The values that are returned are
//! \b USB_CONTROLLER_VER_0 and \b USB_CONTROLLER_VER_1.
//!
//! \note The most significant difference between \b USB_CONTROLLER_VER_0 and
//! \b USB_CONTROLLER_VER_1 is that \b USB_CONTROLLER_VER_1 supports the USB
//! controller's own bus master DMA controller, while the
//! \b USB_CONTROLLER_VER_0 only supports using the uDMA controller with the
//! USB module.
//!
//! \b Example: Get the version of the Tiva USB controller.
//!
//! \verbatim
//! uint32_t ui32Version;
//!
//! //
//! // Retrieve the version of the Tiva USB controller.
//! //
//! ui32Version = USBControllerVersion(USB0_BASE);
//! \endverbatim
//!
//! \return This function returns one of the \b USB_CONTROLLER_VER_ values.
//
//*****************************************************************************
uint32_t
USBControllerVersion(uint32_t ui32Base)
{
//
// Return the type field of the peripheral properties. This returns
// zero for all parts that did not have a peripheral property.
//
return(HWREG(ui32Base + USB_O_PP) & USB_PP_TYPE_M);
}
//*****************************************************************************
//
//! Configures and enables the clocking to the USB controller's PHY.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Div specifies the divider for the internal USB PHY clock.
//! \param ui32Flags configures the internal USB PHY clock and specifies the
//! clock source for a ULPI-connected PHY.
//!
//! This function configures and enables the USB PHY clock. In addition, for
//! systems that use a ULPI-connected external PHY, this function configures
//! the source for the PHY clock. The \e ui32Flags parameter specifies the
//! clock source with the following values:
//!
//! - \b USB_CLOCK_INTERNAL uses the internal PLL combined with the \e ui32Div
//! value to generate the USB clock that is used by the internal USB PHY. In
//! addition, when using an external ULPI-connected USB PHY, the specified
//! clock is output on the USB0CLK pin.
//! - \b USB_CLOCK_EXTERNAL specifies that USB0CLK is an input from the
//! ULPI-connected external PHY.
//!
//! The \e ui32Div parameter is used to specify a divider for the internal
//! clock if the \b USB_CLOCK_INTERNAL is specified and is ignored if
//! \b USB_CLOCK_EXTERNAL is specified. When the \b USB_CLOCK_INTERNAL is
//! specified, the \e ui32Div value must be set so that the PLL_VCO/\e ui32Div
//! results in a 60-MHz clock.
//!
//! \b Example: Enable the USB clock with a 480-MHz PLL setting.
//!
//! \verbatim
//! //
//! // Enable the USB clock using a 480-MHz PLL.
//! // (480-MHz/8 = 60-MHz)
//! //
//! USBClockEnable(USB0_BASE, 8, USB_CLOCK_INTERNAL);
//! \endverbatim
//!
//! \note The ability to configure the USB PHY clock is not available on
//! all Tiva devices. Please consult the data sheet for the Tiva
//! device that you are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBClockEnable(uint32_t ui32Base, uint32_t ui32Div, uint32_t ui32Flags)
{
ASSERT(ui32Base == USB0_BASE);
//
// Configure and enable the USB clock input.
//
HWREG(ui32Base + USB_O_CC) = (ui32Div - 1) | ui32Flags;
}
//*****************************************************************************
//
//! Disables the clocking of the USB controller's PHY.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function disables the USB PHY clock. This function should not be
//! called in applications where the USB controller is used.
//!
//! \b Example: Disable the USB PHY clock input.
//!
//! \verbatim
//! //
//! // Disable clocking of the USB controller's PHY.
//! //
//! USBClockDisable(USB0_BASE);
//! \endverbatim
//!
//! \note The ability to configure the USB PHY clock is not available on all
//! Tiva devices. Please consult the data sheet for the Tiva device
//! that you are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBClockDisable(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Disable the USB clock input.
//
HWREG(ui32Base + USB_O_CC) = 0;
}
//*****************************************************************************
//
// Close the Doxygen group.
//! @}
//
//*****************************************************************************
//*****************************************************************************
//
//! \addtogroup usb_dma
//! @{
//
//*****************************************************************************
//*****************************************************************************
//
//! Enable interrupts for a specified integrated USB DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel interrupt to enable.
//!
//! This function enables the USB DMA channel interrupt based on the
//! \e ui32Channel parameter. The \e ui32Channel value is a zero-based
//! index of the USB DMA channel. Once enabled, the USBDMAChannelIntStatus()
//! function returns if a DMA channel has generated an interrupt.
//!
//! \b Example: Enable the USB DMA channel 3 interrupt.
//!
//! \verbatim
//! //
//! // Enable the USB DMA channel 3 interrupt
//! //
//! USBDMAChannelIntEnable(USB0_BASE, 3);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelIntEnable(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Enable the specified DMA channel interrupts.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) |= USB_DMACTL0_IE;
}
//*****************************************************************************
//
//! Disable interrupts for a specified integrated USB DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which USB DMA channel interrupt to disable.
//!
//! This function disables the USB DMA channel interrupt based on the
//! \e ui32Channel parameter. The \e ui32Channel value is a zero-based
//! index of the USB DMA channel.
//!
//! \b Example: Disable the USB DMA channel 3 interrupt.
//!
//! \verbatim
//! //
//! // Disable the USB DMA channel 3 interrupt
//! //
//! USBDMAChannelIntDisable(USB0_BASE, 3);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelIntDisable(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Enable the specified DMA channel interrupts.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) &= ~USB_DMACTL0_IE;
}
//*****************************************************************************
//
//! Return the current status of the integrated USB DMA interrupts.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current bit-mapped interrupt status for all USB
//! DMA channel interrupt sources. Calling this function automatically clears
//! all currently pending USB DMA interrupts.
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \b Example: Get the pending USB DMA interrupts.
//!
//! \verbatim
//! uint32_t ui32Ints;
//!
//! //
//! // Get the pending USB DMA interrupts.
//! //
//! ui32Ints = USBDMAChannelIntStatus(USB0_BASE);
//! \endverbatim
//!
//! \return The bit-mapped interrupts for the DMA channels.
//
//*****************************************************************************
uint32_t
USBDMAChannelIntStatus(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
return(HWREG(ui32Base + USB_O_DMAINTR));
}
//*****************************************************************************
//
//! Enables integrated USB DMA for a specified channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies the USB DMA channel to enable.
//!
//! This function enables the USB DMA channel passed in the \e ui32Channel
//! parameter. The \e ui32Channel value is a zero-based index of the USB DMA
//! channel.
//!
//! \b Example: Enable USB DMA channel 2.
//!
//! \verbatim
//! //
//! // Enable USB DMA channel 2.
//! //
//! USBDMAChannelEnable(2);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelEnable(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Enable the USB DMA channel.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) |=
USB_DMACTL0_ENABLE;
}
//*****************************************************************************
//
//! Disables integrated USB DMA for a specified channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies the USB DMA channel to disable.
//!
//! This function disables the USB DMA channel passed in the \e ui32Channel
//! parameter. The \e ui32Channel parameter is a zero-based index of the DMA
//! channel.
//!
//! \b Example: Disable USB DMA channel 2.
//!
//! \verbatim
//! //
//! // Disable USB DMA channel 2.
//! //
//! USBDMAChannelDisable(2);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelDisable(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Disable the USB DMA channel.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) &=
~USB_DMACTL0_ENABLE;
}
//*****************************************************************************
//
//! Assigns and configures an endpoint to a specified integrated USB DMA
//! channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to access.
//! \param ui32Endpoint is the endpoint to assign to the USB DMA channel.
//! \param ui32Config is used to specify the configuration of the USB DMA
//! channel.
//!
//! This function assigns an endpoint and configures the settings for a
//! USB DMA channel. The \e ui32Endpoint parameter is one of the
//! \b USB_EP_* values and the \e ui32Channel value is a zero-based index of
//! the DMA channel to configure. The \e ui32Config parameter is a combination
//! of the \b USB_DMA_CFG_* values using the following guidelines.
//!
//! Use one of the following to set the DMA burst mode:
//! - \b USB_DMA_CFG_BURST_NONE disables bursting.
//! - \b USB_DMA_CFG_BURST_4 sets the DMA burst size to 4 words.
//! - \b USB_DMA_CFG_BURST_8 sets the DMA burst size to 8 words.
//! - \b USB_DMA_CFG_BURST_16 sets the DMA burst size to 16 words.
//!
//! Use one of the following to set the DMA mode:
//! - \b USB_DMA_CFG_MODE_0 is typically used when only a single packet is
//! being sent via DMA and triggers one completion interrupt per packet.
//! - \b USB_DMA_CFG_MODE_1 is typically used when multiple packets are being
//! sent via DMA and triggers one completion interrupt per transfer.
//!
//! Use one of the following to set the direction of the transfer:
//! - \b USB_DMA_CFG_DIR_RX selects a DMA transfer from the endpoint to a
//! memory location.
//! - \b USB_DMA_CFG_DIR_TX selects a DMA transfer to the endpoint from a
//! memory location.
//!
//! The following two optional settings allow an application to immediately
//! enable the DMA transfer and/or DMA interrupts when configuring the DMA
//! channel:
//! - \b USB_DMA_CFG_INT_EN enables interrupts for this channel immediately so
//! that an added call to USBDMAChannelIntEnable() is not necessary.
//! - \b USB_DMA_CFG_EN enables the DMA channel immediately so that an added
//! call to USBDMAChannelEnable() is not necessary.
//!
//! \b Example: Assign channel 0 to endpoint 1 in DMA mode 0, 4 word burst,
//! enable interrupts and immediately enable the transfer.
//!
//! \verbatim
//! //
//! // Assign channel 0 to endpoint 1 in DMA mode 0, 4 word bursts,
//! // enable interrupts and immediately enable the transfer.
//! //
//! USBDMAChannelConfigSet(USB0_BASE, 0, USB_EP_1,
//! (USB_DMA_CFG_BURST_4 | USB_DMA_CFG_MODE0 |
//! USB_DMA_CFG_DIR_RX | USB_DMA_CFG_INT_EN |
//! USB_DMA_CFG_EN));
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelConfigSet(uint32_t ui32Base, uint32_t ui32Channel,
uint32_t ui32Endpoint, uint32_t ui32Config)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
ASSERT((ui32Endpoint & ~USB_EP_7) == 0);
//
// Reset this USB DMA channel.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) = 0;
//
// Set the configuration of the requested channel.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) =
ui32Config | ui32Endpoint;
}
//*****************************************************************************
//
//! Returns the current status for an integrated USB DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to query.
//!
//! This function returns the current status for the USB DMA channel specified
//! by the \e ui32Channel parameter. The \e ui32Channel value is a zero-based
//! index of the USB DMA channel to query.
//!
//! \b Example: Get the current USB DMA status for channel 2.
//!
//! \verbatim
//! uint32_t ui32Status;
//!
//! //
//! // Get the current USB DMA status for channel 2.
//! //
//! ui32Status = USBDMAChannelStatus(USB0_BASE, 2);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return Returns zero or \b USB_DMACTL0_ERR if there is a pending error
//! condition on a DMA channel.
//
//*****************************************************************************
uint32_t
USBDMAChannelStatus(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Return a non-zero value if there is a pending error condition.
//
return(HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) &
USB_DMACTL0_ERR);
}
//*****************************************************************************
//
//! Clears the integrated USB DMA status for a specified channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to clear.
//! \param ui32Status holds the status bits to clear.
//!
//! This function clears the USB DMA channel status for the channel specified
//! by the \e ui32Channel parameter. The \e ui32Channel value is a zero-based
//! index of the USB DMA channel to query. The \e ui32Status parameter
//! specifies the status bits to clear and must be the valid values that are
//! returned from a call to the USBDMAChannelStatus() function.
//!
//! \b Example: Clear the current USB DMA status for channel 2.
//!
//! \verbatim
//! //
//! // Clear the any pending USB DMA status for channel 2.
//! //
//! USBDMAChannelStatusClear(USB0_BASE, 2, USBDMAChannelStatus(USB0_BASE, 2));
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelStatusClear(uint32_t ui32Base, uint32_t ui32Channel,
uint32_t ui32Status)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// The only status is the error bit.
//
ui32Status &= USB_DMACTL0_ERR;
//
// Clear the specified error condition.
//
HWREG(ui32Base + USB_O_DMACTL0 + (0x10 * ui32Channel)) &= ~ui32Status;
}
//*****************************************************************************
//
//! Sets the source or destination address for an integrated USB DMA transfer
//! on a specified channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to configure.
//! \param pvAddress specifies the source or destination address for the USB
//! DMA transfer.
//!
//! This function sets the source or destination address for the USB DMA
//! channel number specified in the \e ui32Channel parameter. The
//! \e ui32Channel value is a zero-based index of the USB DMA channel. The
//! \e pvAddress parameter is a source address if the transfer type for the DMA
//! channel is transmit and a destination address if the transfer type is
//! receive.
//!
//! \b Example: Set the transfer address for USB DMA channel 1.
//!
//! \verbatim
//! void *pvBuffer;
//!
//! //
//! // Set the address for USB DMA channel 1.
//! //
//! USBDMAChannelAddressSet(USB0_BASE, 1, pvBuffer);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelAddressSet(uint32_t ui32Base, uint32_t ui32Channel,
void *pvAddress)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Set the DMA address.
//
HWREG(ui32Base + USB_O_DMAADDR0 + (0x10 * ui32Channel)) =
(uint32_t)pvAddress;
}
//*****************************************************************************
//
//! Returns the source or destination address for the specified integrated USB
//! DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies the USB DMA channel.
//!
//! This function returns the DMA address for the channel number specified
//! in the \e ui32Channel parameter. The \e ui32Channel value is a zero-based
//! index of the DMA channel to query. This function must not be used on
//! devices that return \b USB_CONTROLLER_VER_0 from the USBControllerVersion()
//! function.
//!
//! \b Example: Get the transfer address for USB DMA channel 1.
//!
//! \verbatim
//! void *pvBuffer;
//!
//! //
//! // Retrieve the current DMA address for channel 1.
//! //
//! pvBuffer = USBDMAChannelAddressGet(USB0_BASE, 1);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return The current DMA address for a USB DMA channel.
//
//*****************************************************************************
void *
USBDMAChannelAddressGet(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Return the current DMA address.
//
return((void *)HWREG(ui32Base + USB_O_DMAADDR0 + (0x10 * ui32Channel)));
}
//*****************************************************************************
//
//! Sets the transfer count for an integrated USB DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to access.
//! \param ui32Count specifies the number of bytes to transfer.
//!
//! This function sets the USB DMA transfer count in bytes for the channel
//! number specified in the \e ui32Channel parameter. The \e ui32Channel
//! value is a zero-based index of the DMA channel.
//!
//! \b Example: Set the transfer count to 512 bytes for USB DMA channel 1.
//!
//! \verbatim
//! //
//! // Set the transfer count to 512 bytes for USB DMA channel 1.
//! //
//! USBDMAChannelCountSet(USB0_BASE, 1, 512);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return None.
//
//*****************************************************************************
void
USBDMAChannelCountSet(uint32_t ui32Base, uint32_t ui32Channel,
uint32_t ui32Count)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Set the USB DMA count for the channel.
//
HWREG(ui32Base + USB_O_DMACOUNT0 + (0x10 * ui32Channel)) = ui32Count;
}
//*****************************************************************************
//
//! Returns the transfer count for an integrated USB DMA channel.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Channel specifies which DMA channel to access.
//!
//! This function returns the USB DMA transfer count in bytes for the channel
//! number specified in the \e ui32Channel parameter. The \e ui32Channel value
//! is a zero-based index of the DMA channel to query.
//!
//! \b Example: Get the transfer count for USB DMA channel 1.
//!
//! \verbatim
//! uint32_t ui32Count;
//!
//! //
//! // Get the transfer count for USB DMA channel 1.
//! //
//! ui32Count = USBDMAChannelCountGet(USB0_BASE, 1);
//! \endverbatim
//!
//! \note This feature is not available on all Tiva devices. Please
//! check the data sheet to determine if the USB controller has a DMA
//! controller or if it must use the uDMA controller for DMA transfers.
//!
//! \return The current count for a USB DMA channel.
//
//*****************************************************************************
uint32_t
USBDMAChannelCountGet(uint32_t ui32Base, uint32_t ui32Channel)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Channel < 8);
//
// Return the current DMA count.
//
return(HWREG(ui32Base + USB_O_DMACOUNT0 + (0x10 * ui32Channel)));
}
//*****************************************************************************
//
//! Returns the available number of integrated USB DMA channels.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the total number of DMA channels available when using
//! the integrated USB DMA controller. This function returns 0 if the
//! integrated controller is not present.
//!
//! \b Example: Get the number of integrated DMA channels.
//!
//! \verbatim
//! uint32_t ui32Count;
//!
//! //
//! // Get the number of integrated DMA channels.
//! //
//! ui32Count = USBDMANumChannels(USB0_BASE);
//! \endverbatim
//!
//! \return The number of integrated USB DMA channels or zero if the
//! integrated USB DMA controller is not present.
//
//*****************************************************************************
uint32_t
USBDMANumChannels(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Return the number of DMA channels for the integrated DMA controller.
//
return(HWREG(ui32Base + USB_O_RAMINFO) >> USB_RAMINFO_DMACHAN_S);
}
//*****************************************************************************
//
// Close the Doxygen group.
//! @}
//
//*****************************************************************************
//*****************************************************************************
//
//! \addtogroup usb_ulpi
//! @{
//
//*****************************************************************************
//*****************************************************************************
//
//! Configures the USB controller's ULPI function.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Config contains the configuration options.
//!
//! This function is used to configure the USB controller's ULPI function.
//! The configuration options are set in the \e ui32Config parameter and are a
//! logical OR of the following values:
//!
//! - \b USB_ULPI_EXTVBUS enables the external ULPI PHY as the source for VBUS
//! signaling.
//! - \b USB_ULPI_EXTVBUS_IND enables the external ULPI PHY to detect external
//! VBUS over-current condition.
//!
//! \b Example: Enable ULPI PHY with full VBUS control.
//!
//! \verbatim
//! //
//! // Enable ULPI PHY with full VBUS control.
//! //
//! USBULPIConfig(USB0_BASE, USB_ULPI_EXTVBUS | USB_ULPI_EXTVBUS_IND);
//! \endverbatim
//!
//! \note The USB ULPI feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBULPIConfig(uint32_t ui32Base, uint32_t ui32Config)
{
HWREGB(ui32Base + USB_O_ULPIVBUSCTL) = (uint8_t)ui32Config;
}
//*****************************************************************************
//
//! Enables the USB controller's ULPI function.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function enables the USB controller's ULPI function and must be
//! called before attempting to access an external ULPI-connected USB PHY.
//!
//! \b Example: Enable ULPI function.
//!
//! \verbatim
//! //
//! // Enable ULPI function.
//! //
//! USBULPIEnable(USB0_BASE);
//! \endverbatim
//!
//! \note The USB ULPI feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBULPIEnable(uint32_t ui32Base)
{
HWREG(ui32Base + USB_O_PC) |= USB_PC_ULPIEN;
}
//*****************************************************************************
//
//! Disables the USB controller's ULPI function.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function disables the USB controller's ULPI function. Accesses to
//! the external ULPI-connected PHY cannot succeed after this function has been
//! called.
//!
//! \b Example: Disable ULPI function.
//!
//! \verbatim
//! //
//! // Disable ULPI function.
//! //
//! USBULPIDisable(USB0_BASE);
//! \endverbatim
//!
//! \note The USB ULPI feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBULPIDisable(uint32_t ui32Base)
{
HWREG(ui32Base + USB_O_PC) &= ~USB_PC_ULPIEN;
}
//*****************************************************************************
//
//! Reads a register from an external ULPI-connected USB PHY.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui8Reg specifies the register address to read.
//!
//! This function reads the register address specified in the \e ui8Reg
//! parameter using the ULPI function. This function is blocking and only
//! returns when the read access completes. The function does not return if
//! there is not a ULPI-connected USB PHY present.
//!
//! \b Example: Read a register from the ULPI PHY.
//!
//! \verbatim
//! uint8_t ui8Value;
//!
//! //
//! // Read a register from the ULPI PHY register at 0x10.
//! //
//! ui8Value = USBULPIRegRead(USB0_BASE, 0x10);
//! \endverbatim
//!
//! \note The USB ULPI feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return The value of the requested ULPI register.
//
//*****************************************************************************
uint8_t
USBULPIRegRead(uint32_t ui32Base, uint8_t ui8Reg)
{
ASSERT(ui32Base == USB0_BASE);
//
// Set the register address and initiate a read access.
//
HWREGB(ui32Base + USB_O_ULPIREGADDR) = ui8Reg;
HWREGB(ui32Base + USB_O_ULPIREGCTL) =
USB_ULPIREGCTL_RDWR | USB_ULPIREGCTL_REGACC;
//
// Wait for the access to complete.
//
while((HWREGB(ui32Base + USB_O_ULPIREGCTL) & USB_ULPIREGCTL_REGCMPLT) == 0)
{
}
//
// Clear the register access complete flag.
//
HWREGB(ui32Base + USB_O_ULPIREGCTL) = 0;
return(HWREGB(ui32Base + USB_O_ULPIREGDATA));
}
//*****************************************************************************
//
//! Writes a value to a register on an external ULPI-connected USB PHY.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui8Reg specifies the register address to write.
//! \param ui8Data specifies the data to write.
//!
//! This function writes the register address specified in the \e ui8Reg
//! parameter with the value specified in the \e ui8Data parameter using the
//! ULPI function. This function is blocking and only returns when the
//! write access completes. The function does not return if there is not a
//! ULPI-connected USB PHY present.
//!
//! \b Example: Write a register from the external ULPI PHY.
//!
//! \verbatim
//! //
//! // Write the ULPI PHY register at 0x10 with 0x20.
//! //
//! USBULPIRegWrite(USB0_BASE, 0x10, 0x20);
//! \endverbatim
//!
//! \note The USB ULPI feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBULPIRegWrite(uint32_t ui32Base, uint8_t ui8Reg, uint8_t ui8Data)
{
ASSERT(ui32Base == USB0_BASE);
//
// Set the register address and initiate a read access.
//
HWREGB(ui32Base + USB_O_ULPIREGADDR) = ui8Reg;
HWREGB(ui32Base + USB_O_ULPIREGDATA) = ui8Data;
HWREGB(ui32Base + USB_O_ULPIREGCTL) = USB_ULPIREGCTL_REGACC;
//
// Wait for the access to complete.
//
while((HWREGB(ui32Base + USB_O_ULPIREGCTL) & USB_ULPIREGCTL_REGCMPLT) == 0)
{
}
//
// Clear the register access complete flag.
//
HWREGB(ui32Base + USB_O_ULPIREGCTL) = 0;
}
//*****************************************************************************
//
// Close the Doxygen group.
//! @}
//
//*****************************************************************************
//*****************************************************************************
//
//! \addtogroup usb_lpm
//! @{
//
//*****************************************************************************
//*****************************************************************************
//
//! Sends an LPM request to a device at a specified address and endpoint number.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Address is the target device address for the LPM request.
//! \param ui32Endpoint is the target endpoint for the LPM request.
//!
//! This function sends an LPM request to a connected device in host mode.
//! The \e ui32Address parameter specifies the device address and has a range
//! of values from 1 to 127. The \e ui32Endpoint parameter specifies the
//! endpoint on the device to which to send the LPM request and must be one of
//! the \b USB_EP_* values. The function returns before the LPM request is
//! sent, requiring the caller to poll the USBLPMIntStatus() function or wait
//! for an interrupt to signal completion of the LPM transaction. This
//! function must only be called after the USBHostLPMConfig() has configured
//! the LPM transaction settings.
//!
//! \b Example: Send an LPM request to the device at address 1 on endpoint 0.
//!
//! \verbatim
//! //
//! // Send an LPM request to the device at address 1 on endpoint 0.
//! //
//! USBHostLPMSend(USB0_BASE, 1, USB_EP_0);
//! \endverbatim
//!
//! \note This function must only be called in host mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostLPMSend(uint32_t ui32Base, uint32_t ui32Address, uint32_t ui32Endpoint)
{
uint32_t ui32Reg;
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32Address < 127);
//
// Set the address and endpoint.
//
HWREGB(ui32Base + USB_O_LPMFADDR) = ui32Address;
ui32Reg = HWREGH(ui32Base + USB_O_LPMATTR) & ~USB_LPMATTR_ENDPT_M;
ui32Reg |= (USBEPToIndex(ui32Endpoint) << USB_LPMATTR_ENDPT_S);
HWREGH(ui32Base + USB_O_LPMATTR) = ui32Reg;
//
// Send the LPM transaction.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) |= USB_LPMCNTRL_TXLPM;
}
//*****************************************************************************
//
//! Sets the global configuration for all LPM requests.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32ResumeTime specifies the resume signaling duration in 75us
//! increments.
//! \param ui32Config specifies the combination of configuration options for
//! LPM transactions.
//!
//! This function sets the global configuration options for LPM transactions
//! and must be called at least once before ever calling USBHostLPMSend(). The
//! \e ui32ResumeTime specifies the length of time that the host drives resume
//! signaling on the bus in microseconds. The valid values
//! for \e ui32ResumeTime are from 50us to 1175us in 75us increments. The
//! remaining configuration is specified by the \e ui32Config parameter and
//! includes the following options:
//!
//! - \b USB_HOST_LPM_RMTWAKE allows the device to signal a remote wake from
//! the LPM state.
//! - \b USB_HOST_LPM_L1 is the LPM mode to enter and must always be included
//! in the configuration.
//!
//! \b Example: Set the LPM configuration to allow remote wake with a resume
//! duration of 500us.
//!
//! \verbatim
//! //
//! // Set the LPM configuration to allow remote wake with a resume
//! // duration of 500us.
//! //
//! USBHostLPMConfig(USB0_BASE, 500, USB_HOST_LPM_RMTWAKE | USB_HOST_LPM_L1);
//! \endverbatim
//!
//! \note This function must only be called in host mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostLPMConfig(uint32_t ui32Base, uint32_t ui32ResumeTime,
uint32_t ui32Config)
{
ASSERT(ui32Base == USB0_BASE);
ASSERT(ui32ResumeTime <= 1175);
ASSERT(ui32ResumeTime >= 50);
//
// Set the Host Initiated Resume Duration, Remote wake and Suspend mode.
//
HWREGH(ui32Base + USB_O_LPMATTR) =
ui32Config | ((ui32ResumeTime - 50) / 75) << USB_LPMATTR_HIRD_S;
}
//*****************************************************************************
//
//! Initiates resume signaling to wake a device from LPM suspend mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! In host mode, this function initiates resume signaling to wake a device
//! that has entered an LPM-triggered low power mode. This LPM-triggered low
//! power mode is entered when the USBHostLPMSend() is called to put a specific
//! device into a low power state.
//!
//! \b Example: Initiate resume signaling.
//!
//! \verbatim
//! //
//! // Initiate resume signaling.
//! //
//! USBHostLPMResume(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in host mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBHostLPMResume(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Send Resume signaling.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) |= USB_LPMCNTRL_RES;
}
//*****************************************************************************
//
//! Initiates remote wake signaling to request the device to leave LPM
//! suspend mode.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function initiates remote wake signaling to request that the host
//! wake a device that has entered an LPM-triggered low power mode.
//!
//! \b Example: Initiate remote wake signaling.
//!
//! \verbatim
//! //
//! // Initiate remote wake signaling.
//! //
//! USBDevLPMRemoteWake(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in device mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevLPMRemoteWake(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Send remote wake signaling.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) |= USB_LPMCNTRL_RES;
}
//*****************************************************************************
//
//! Configures the USB device mode response to LPM requests.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Config is the combination of configuration options for LPM
//! transactions in device mode.
//!
//! This function sets the global configuration options for LPM
//! transactions in device mode and must be called before ever calling
//! USBDevLPMEnable() to set the configuration for LPM transactions. The
//! configuration options in device mode are specified in the \e ui32Config
//! parameter and include one of the following:
//!
//! - \b USB_DEV_LPM_NONE disables the USB controller from responding to LPM
//! transactions.
//! - \b USB_DEV_LPM_EN enables the USB controller to respond to LPM
//! and extended transactions.
//! - \b USB_DEV_LPM_EXTONLY enables the USB controller to respond to
//! extended transactions, but not LPM transactions.
//!
//! The \e ui32Config option can also optionally include the
//! \b USB_DEV_LPM_NAK value to cause the USB controller to NAK all
//! transactions other than an LPM transaction once the USB controller is in
//! LPM suspend mode. If this value is not included in the \e ui32Config
//! parameter, the USB controller does not respond in suspend mode.
//!
//! The USB controller does not enter LPM suspend mode until the application
//! calls the USBDevLPMEnable() function.
//!
//! \b Example: Enable LPM transactions and NAK while in LPM suspend mode.
//!
//! \verbatim
//! //
//! // Enable LPM transactions and NAK while in LPM suspend mode.
//! //
//! USBDevLPMConfig(USB0_BASE, USB_DEV_LPM_NAK | USB_DEV_LPM_EN);
//! \endverbatim
//!
//! \note This function must only be called in device mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevLPMConfig(uint32_t ui32Base, uint32_t ui32Config)
{
ASSERT(ui32Base == USB0_BASE);
//
// Set the device LPM configuration.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) = ui32Config;
}
//*****************************************************************************
//
//! Enables the USB controller to respond to LPM suspend requests.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function is used to automatically respond to an LPM sleep request from
//! the USB host controller. If there is no data pending in any transmit
//! FIFOs, then the USB controller acknowledges the packet and enters the
//! LPM L1 state and generates the \b USB_INTLPM_ACK interrupt. If the USB
//! controller has pending transmit data in at least one FIFO, then the USB
//! controller responds with NYET and signals the \b USB_INTLPM_INCOMPLETE or
//! \b USB_INTLPM_NYET depending on if data is pending in receive or transmit
//! FIFOs. A call to USBDevLPMEnable() is required after every
//! LPM resume event to re-enable LPM mode.
//!
//! \b Example: Enable LPM suspend mode.
//!
//! \verbatim
//! //
//! // Enable LPM suspend mode.
//! //
//! USBDevLPMEnable(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in device mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevLPMEnable(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Enable L1 mode on the next LPM transaction.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) |=
USB_LPMCNTRL_EN_LPMEXT | USB_LPMCNTRL_TXLPM;
}
//*****************************************************************************
//
//! Disables the USB controller from responding to LPM suspend requests.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function disables the USB controller from responding to LPM
//! transactions. When the device enters LPM L1 mode, the USB controller
//! automatically disables responding to further LPM transactions.
//!
//! \note If LPM transactions were enabled before calling this function, then
//! an LPM request can still occur before this function returns. As a result,
//! the application must continue to handle LPM requests until this function
//! returns.
//!
//! \b Example: Disable LPM suspend mode.
//!
//! \verbatim
//! //
//! // Disable LPM suspend mode.
//! //
//! USBDevLPMDisable(USB0_BASE);
//! \endverbatim
//!
//! \note This function must only be called in device mode. The USB LPM feature
//! is not available on all Tiva devices. Please consult the data sheet for
//! the Tiva device that you are using to determine if this feature is
//! available.
//!
//! \return None.
//
//*****************************************************************************
void
USBDevLPMDisable(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Disable auto entering L1 mode on LPM transactions.
//
HWREGB(ui32Base + USB_O_LPMCNTRL) &= ~USB_LPMCNTRL_TXLPM;
}
//*****************************************************************************
//
//! Returns the current link state setting.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current link state setting for the USB
//! controller. When the controller is operating as a host, this link
//! state is sent with an LPM request. When the controller is acting
//! as a device, this link state was received by the last LPM transaction
//! whether it was acknowledged or stalled because the requested
//! LPM mode is not supported.
//!
//! \b Example: Get the link state for the last LPM transaction.
//!
//! \verbatim
//! uint32_t ui32LinkState;
//!
//! //
//! // Get the endpoint number that received the LPM request.
//! //
//! ui32LinkState = USBLPMLinkStateGet(USB0_BASE);
//!
//! //
//! // Check if this was a supported link state.
//! //
//! if(ui32LinkState == USB_HOST_LPM_L1)
//! {
//! //
//! // Handle the supported L1 link state.
//! //
//! }
//! else
//! {
//! //
//! // Handle the unsupported link state.
//! //
//! }
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return The current LPM link state.
//
//*****************************************************************************
uint32_t
USBLPMLinkStateGet(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
return(HWREGH(ui32Base + USB_O_LPMATTR) & USB_LPMATTR_LS_M);
}
//*****************************************************************************
//
//! Returns the current LPM endpoint value.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current LPM endpoint value. The meaning of the
//! value depends on the mode of operation of the USB controller. When in
//! device mode, the value returned is the endpoint that received the last
//! LPM transaction. When in host mode this is the endpoint that was last
//! sent an LPM transaction, or the endpoint that is configured to be sent when
//! the LPM transaction is triggered. The value returned is in the
//! \b USB_EP_[0-7] value and a direct endpoint index.
//!
//! \b Example: Get the endpoint for the last LPM transaction.
//!
//! \verbatim
//! uint32_t ui32Endpoint;
//!
//! //
//! // Get the endpoint number that received the LPM request.
//! //
//! ui32LinkState = USBLPMEndpointGet(USB0_BASE);
//!
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices. Please
//! consult the data sheet for the Tiva device that you are using to determine
//! if this feature is available.
//!
//! \return The last endpoint to receive an LPM request in device mode or the
//! endpoint that the host sends an LPM request as one of the \b USB_EP_[0-7]
//! values.
//
//*****************************************************************************
uint32_t
USBLPMEndpointGet(uint32_t ui32Base)
{
uint32_t ui32Endpoint;
ASSERT(ui32Base == USB0_BASE);
ui32Endpoint = (HWREGH(ui32Base + USB_O_LPMATTR) & USB_LPMATTR_ENDPT_M) >>
USB_LPMATTR_ENDPT_S;
return(IndexToUSBEP(ui32Endpoint));
}
//*****************************************************************************
//
//! Returns if remote wake is currently enabled.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current state of the remote wake setting for host
//! or device mode operation. If the controller is acting as a host this
//! returns the current setting that is sent to devices when LPM requests are
//! sent to a device. If the controller is in device mode, this function
//! returns the state of the last LPM request sent from the host and indicates
//! if the host enabled remote wakeup.
//!
//! \b Example: Issue remote wake if remote wake is enabled.
//!
//! \verbatim
//!
//! if(USBLPMRemoteWakeEnabled(USB0_BASE))
//! {
//! USBDevLPMRemoteWake(USB0_BASE);
//! }
//!
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return The \b true if remote wake is enabled or \b false if it is not.
//
//*****************************************************************************
bool
USBLPMRemoteWakeEnabled(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
if(HWREGH(ui32Base + USB_O_LPMATTR) & USB_LPMATTR_RMTWAK)
{
return(true);
}
return(false);
}
//*****************************************************************************
//
//! Returns the current LPM interrupt status.
//!
//! \param ui32Base specifies the USB module base address.
//!
//! This function returns the current LPM interrupt status for the USB
//! controller.
//!
//! The valid interrupt status bits when the USB controller is acting as a host
//! are the following:
//!
//! - \b USB_INTLPM_ERROR a bus error occurred in the transmission of an LPM
//! transaction.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from the LPM low
//! power state.
//! - \b USB_INTLPM_INCOMPLETE the LPM transaction failed because a timeout
//! occurred or there were bit errors in the response for three attempts.
//! - \b USB_INTLPM_ACK the device has acknowledged an LPM transaction.
//! - \b USB_INTLPM_NYET the device has responded with a NYET to an LPM
//! transaction.
//! - \b USB_INTLPM_STALL the device has stalled an LPM transaction.
//!
//! The valid interrupt status bits when the USB controller is acting as a
//! device are the following:
//!
//! - \b USB_INTLPM_ERROR an LPM transaction was received that has an
//! unsupported link state field. The transaction was stalled, but the
//! requested link state can still be read using the USBLPMLinkStateGet()
//! function.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from the LPM low
//! power state.
//! - \b USB_INTLPM_INCOMPLETE the USB controller responded to an LPM
//! transaction with a NYET because data was still in the transmit FIFOs.
//! - \b USB_INTLPM_ACK the USB controller acknowledged an LPM transaction and
//! is now in the LPM suspend mode.
//! - \b USB_INTLPM_NYET the USB controller responded to an LPM transaction
//! with a NYET because LPM transactions are not yet enabled by a call to
//! USBDevLPMEnable().
//! - \b USB_INTLPM_STALL the USB controller has stalled an incoming LPM
//! transaction.
//!
//! \note This call clears the source of all LPM status interrupts, so the
//! caller must take care to save the value returned because a subsequent call
//! to USBLPMIntStatus() does not return the previous value.
//!
//! \b Example: Get the current LPM interrupt status.
//!
//! \verbatim
//! uint32_t ui32LPMIntStatus;
//!
//! //
//! // Get the current LPM interrupt status.
//! //
//! ui32LPMIntStatus = USBLPMIntStatus(USB0_BASE);
//!
//! //
//! // Check if an LPM transaction was acknowledged.
//! //
//! if(ui32LPMIntStatus & USB_INTLPM_ACK)
//! {
//! //
//! // Handle entering LPM suspend mode.
//! //
//! ...
//! }
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return The current LPM interrupt status.
//
//*****************************************************************************
uint32_t
USBLPMIntStatus(uint32_t ui32Base)
{
ASSERT(ui32Base == USB0_BASE);
//
// Return the current raw interrupt status.
//
return(HWREGB(ui32Base + USB_O_LPMRIS));
}
//*****************************************************************************
//
//! Enables LPM interrupts.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Ints specifies which LPM interrupts to enable.
//!
//! This function enables a set of LPM interrupts so that they can trigger a
//! USB interrupt. The \e ui32Ints parameter specifies which of the
//! \b USB_INTLPM_* to enable.
//!
//! The valid interrupt status bits when the USB controller is acting as a host
//! are the following:
//!
//! - \b USB_INTLPM_ERROR a bus error occurred in the transmission of an LPM
//! transaction.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from LPM low power
//! state.
//! - \b USB_INTLPM_INCOMPLETE the LPM transaction failed because a timeout
//! occurred or there were bit errors in the response for three attempts.
//! - \b USB_INTLPM_ACK the device has acknowledged an LPM transaction.
//! - \b USB_INTLPM_NYET the device has responded with a NYET to an LPM
//! transaction.
//! - \b USB_INTLPM_STALL the device has stalled an LPM transaction.
//!
//! The valid interrupt status bits when the USB controller is acting as a
//! device are the following:
//!
//! - \b USB_INTLPM_ERROR an LPM transaction was received that has an
//! unsupported link state field. The transaction was stalled, but the
//! requested link state can still be read using the USBLPMLinkStateGet()
//! function.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from the LPM low
//! power state.
//! - \b USB_INTLPM_INCOMPLETE the USB controller responded to an LPM
//! transaction with a NYET because data was still in the transmit FIFOs.
//! - \b USB_INTLPM_ACK the USB controller acknowledged an LPM transaction and
//! is now in the LPM suspend mode.
//! - \b USB_INTLPM_NYET the USB controller responded to an LPM transaction
//! with a NYET because LPM transactions are not yet enabled by a call to
//! USBDevLPMEnable().
//! - \b USB_INTLPM_STALL the USB controller has stalled an incoming LPM
//! transaction.
//!
//! \b Example: Enable all LPM interrupt sources.
//!
//! \verbatim
//! //
//! // Enable all LPM interrupt sources.
//! //
//! USBLPMIntEnable(USB0_BASE, USB_INTLPM_ERROR | USB_INTLPM_RESUME |
//! USB_INTLPM_INCOMPLETE | USB_INTLPM_ACK |
//! USB_INTLPM_NYET | USB_INTLPM_STALL);
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBLPMIntEnable(uint32_t ui32Base, uint32_t ui32Ints)
{
ASSERT(ui32Base == USB0_BASE);
//
// Enable the requested interrupts.
//
HWREGB(ui32Base + USB_O_LPMIM) |= ui32Ints;
}
//*****************************************************************************
//
//! Disables LPM interrupts.
//!
//! \param ui32Base specifies the USB module base address.
//! \param ui32Ints specifies which LPM interrupts to disable.
//!
//! This function disables the LPM interrupts specified in the \e ui32Ints
//! parameter, preventing them from triggering a USB interrupt.
//!
//! The valid interrupt status bits when the USB controller is acting as a host
//! are the following:
//!
//! - \b USB_INTLPM_ERROR a bus error occurred in the transmission of an LPM
//! transaction.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from LPM low power
//! state.
//! - \b USB_INTLPM_INCOMPLETE the LPM transaction failed because a timeout
//! occurred or there were bit errors in the response for three attempts.
//! - \b USB_INTLPM_ACK the device has acknowledged an LPM transaction.
//! - \b USB_INTLPM_NYET the device has responded with a NYET to an LPM
//! transaction.
//! - \b USB_INTLPM_STALL the device has stalled an LPM transaction.
//!
//! The valid interrupt status bits when the USB controller is acting as a
//! device are the following:
//!
//! - \b USB_INTLPM_ERROR an LPM transaction was received that has an
//! unsupported link state field. The transaction was stalled, but the
//! requested link state can still be read using the USBLPMLinkStateGet()
//! function.
//! - \b USB_INTLPM_RESUME the USB controller has resumed from the LPM low
//! power state.
//! - \b USB_INTLPM_INCOMPLETE the USB controller responded to an LPM
//! transaction with a NYET because data was still in the transmit FIFOs.
//! - \b USB_INTLPM_ACK the USB controller acknowledged an LPM transaction and
//! is now in the LPM suspend mode.
//! - \b USB_INTLPM_NYET the USB controller responded to an LPM transaction
//! with a NYET because LPM transactions are not yet enabled by a call to
//! USBDevLPMEnable().
//! - \b USB_INTLPM_STALL the USB controller has stalled an incoming LPM
//! transaction.
//!
//! \b Example: Disable all LPM interrupt sources.
//!
//! \verbatim
//! //
//! // Disable all LPM interrupt sources.
//! //
//! USBLPMIntDisable(USB0_BASE, USB_INTLPM_ERROR | USB_INTLPM_RESUME |
//! USB_INTLPM_INCOMPLETE | USB_INTLPM_ACK |
//! USB_INTLPM_NYET | USB_INTLPM_STALL);
//! \endverbatim
//!
//! \note The USB LPM feature is not available on all Tiva devices.
//! Please consult the data sheet for the Tiva device that you
//! are using to determine if this feature is available.
//!
//! \return None.
//
//*****************************************************************************
void
USBLPMIntDisable(uint32_t ui32Base, uint32_t ui32Ints)
{
ASSERT(ui32Base == USB0_BASE);
//
// Disable the requested interrupts.
//
HWREGB(ui32Base + USB_O_LPMIM) &= ~ui32Ints;
}
//*****************************************************************************
//
// Close the Doxygen group.
//! @}
//
//*****************************************************************************
|